The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Qiang Qiang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shaolei Quan, Qiang Qiang, Chin-Long Wey
    Design of a CMOS Operational Amplifier for Extreme-Voltage Stress Test. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:70-75 [Conf]
  2. Qiang Qiang, Daniel G. Saab, Jacob A. Abraham
    An Emulation Model for Sequential ATPG-Based Bounded Model Checking. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:469-474 [Conf]
  3. Jen-Chieh Ou, Daniel G. Saab, Qiang Qiang, Jacob A. Abraham
    Reducing verification overhead with RTL slicing. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:399-404 [Conf]
  4. Qiang Qiang, Chia-Lun Chang, Daniel G. Saab, Jacob A. Abraham
    Case Study of ATPG-based Bounded Model Checking: Verifying USB2.0 IP Core. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:461-463 [Conf]
  5. Qiang Qiang, Daniel G. Saab, Jacob A. Abraham
    Checking Nested Properties Using Bounded Model Checking and Sequential ATPG. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:225-230 [Conf]

  6. A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing. [Citation Graph (, )][DBLP]


  7. A Knowledge Collaboration Network Model across Disciplines. [Citation Graph (, )][DBLP]


Search in 0.073secs, Finished in 0.073secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002