|
Search the dblp DataBase
Qiang Qiang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Shaolei Quan, Qiang Qiang, Chin-Long Wey
Design of a CMOS Operational Amplifier for Extreme-Voltage Stress Test. [Citation Graph (0, 0)][DBLP] Asian Test Symposium, 2005, pp:70-75 [Conf]
- Qiang Qiang, Daniel G. Saab, Jacob A. Abraham
An Emulation Model for Sequential ATPG-Based Bounded Model Checking. [Citation Graph (0, 0)][DBLP] FPL, 2005, pp:469-474 [Conf]
- Jen-Chieh Ou, Daniel G. Saab, Qiang Qiang, Jacob A. Abraham
Reducing verification overhead with RTL slicing. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:399-404 [Conf]
- Qiang Qiang, Chia-Lun Chang, Daniel G. Saab, Jacob A. Abraham
Case Study of ATPG-based Bounded Model Checking: Verifying USB2.0 IP Core. [Citation Graph (0, 0)][DBLP] ICCD, 2005, pp:461-463 [Conf]
- Qiang Qiang, Daniel G. Saab, Jacob A. Abraham
Checking Nested Properties Using Bounded Model Checking and Sequential ATPG. [Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:225-230 [Conf]
A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing. [Citation Graph (, )][DBLP]
A Knowledge Collaboration Network Model across Disciplines. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|