The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

P. Huc: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michel Renovell, P. Huc, Yves Bertrand
    Serial transistor network modeling for bridging fault simulation. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1995, pp:100-106 [Conf]
  2. Michel Renovell, P. Huc, Yves Bertrand
    The Configuration Ratio: A Model for Simulating CMOS Intra-Gate Bridge with Variable Logic Thresholds. [Citation Graph (0, 0)][DBLP]
    EDCC, 1994, pp:165-177 [Conf]
  3. Michel Renovell, P. Huc, Yves Bertrand
    The Logic Threshold Based Voting: A Model for Local Feedback Bridging Fault. [Citation Graph (0, 0)][DBLP]
    EDCC, 1996, pp:205-213 [Conf]
  4. Michel Renovell, P. Huc, Yves Bertrand
    The concept of resistance interval: a new parametric model for realistic resistive bridging fault. [Citation Graph (0, 0)][DBLP]
    VTS, 1995, pp:184-189 [Conf]
  5. Michel Renovell, P. Huc, Yves Bertrand
    Bridging fault coverage improvement by power supply control. [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:338-343 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002