The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kishore K. Duganapalli: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ajoy Kumar Palit, Lei Wu, Kishore K. Duganapalli, Walter Anheier, Jürgen Schlöffel
    A New, Flexible and Very Accurate Crosstalk Fault Model to Analyze the Effects of Coupling Noise between the Interconnects on Signal Integrity Losses in Deep Submicron Chips. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:22-27 [Conf]
  2. Ajoy Kumar Palit, Kishore K. Duganapalli, Walter Anheier
    XSIM: An Efficient Crosstalk Simulator for Analysis and Modeling of Signal Integrity Faults in Both Defective and Defect-free Interconnects. [Citation Graph (0, 0)][DBLP]
    DDECS, 2007, pp:161-164 [Conf]
  3. Ajoy Kumar Palit, Kishore K. Duganapalli, Walter Anheier
    Influence of Resistive Bridging Fault on Crosstalk Coupling Effects in On-Chip Aggressor-Victim Interconnects. [Citation Graph (0, 0)][DBLP]
    DFT, 2006, pp:336-344 [Conf]
  4. Ajoy Kumar Palit, Kishore K. Duganapalli, Walter Anheier
    Modeling of Crosstalk Fault in Defective Interconnects. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:340-349 [Conf]

  5. Parametric Yield Analysis of Mems via Statistical Methods [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002