The SCEAS System
Navigation Menu

Search the dblp DataBase


Praveen Parvathala: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Praveen Parvathala
    High Level Test Generation / SW based Embedded Test. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 2005, pp:459- [Conf]
  2. Praveen Parvathala, Kaila Maneparambil, William Lindsay
    FRITS - A Microprocessor Functional BIST Method. [Citation Graph (0, 0)][DBLP]
    ITC, 2002, pp:590-598 [Conf]
  3. Leonard Lee, Li-C. Wang, Praveen Parvathala, T. M. Mak
    On Silicon-Based Speed Path Identification. [Citation Graph (0, 0)][DBLP]
    VTS, 2005, pp:35-41 [Conf]
  4. Praveen Parvathala
    Session Abstract. [Citation Graph (0, 0)][DBLP]
    VTS, 2006, pp:158-159 [Conf]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002