|
Search the dblp DataBase
Susmita Sur-Kolay:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Susmita Sur-Kolay, Marly Roncken, Ken S. Stevens, Parimal Pal Chaudhuri, Rob Roy
Fsimac: a fault simulator for asynchronous sequential circuits. [Citation Graph (0, 0)][DBLP] Asian Test Symposium, 2000, pp:114-119 [Conf]
- Sriparna Saha, Susmita Sur-Kolay, Sanghamitra Bandyopadhyay, Parthasarathi Dasgupta
Multiobjective Genetic Algorithm for k-way Equipartitioning of a Point Set with Application to CAD-VLSI. [Citation Graph (0, 0)][DBLP] ICIT, 2006, pp:281-284 [Conf]
- Susmita Sur-Kolay, Bhargab B. Bhattacharya
Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning. [Citation Graph (0, 0)][DBLP] DAC, 1992, pp:69-74 [Conf]
- Chandra Tirumurti, Sandip Kundu, Susmita Sur-Kolay, Yi-Shing Chang
A Modeling Approach for Addressing Power Supply Switching Noise Related Failures of Integrated Circuit. [Citation Graph (0, 0)][DBLP] DATE, 2004, pp:1078-1083 [Conf]
- Pritha Banerjee, Subhasis Bhattacharjee, Susmita Sur-Kolay, Sandip Das, Subhas C. Nandy
Fast FPGA Placement using Space-filling Curve. [Citation Graph (0, 0)][DBLP] FPL, 2005, pp:415-420 [Conf]
- Abhik Roychoudhury, Susmita Sur-Kolay
Efficient Algorithms for Vertex Arboricity of Planar Graphs. [Citation Graph (0, 0)][DBLP] FSTTCS, 1995, pp:37-51 [Conf]
- Susmita Sur-Kolay, Bhargab B. Bhattacharya
Inherent Nonslicibility of Rectangular Duals in VLSI Floorplanning. [Citation Graph (0, 0)][DBLP] FSTTCS, 1988, pp:88-107 [Conf]
- Parthasarathi Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya
A unified approach to topology generation and area optimization of general floorplans. [Citation Graph (0, 0)][DBLP] ICCAD, 1995, pp:712-715 [Conf]
- Susmita Sur-Kolay, Bhargab B. Bhattacharya
The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order. [Citation Graph (0, 0)][DBLP] ICCD, 1991, pp:524-527 [Conf]
- Susmita Sur-Kolay, Satyajit Banerjee, C. A. Murthy
Flavours of Traveling Salesman Problem in VLSI Design. [Citation Graph (0, 0)][DBLP] IICAI, 2003, pp:656-667 [Conf]
- Subhashis Majumder, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Subhas C. Nandy
Area(number)-balanced hierarchy of staircase channels with minimum crossing nets. [Citation Graph (0, 0)][DBLP] ISCAS (5), 2001, pp:395-398 [Conf]
- Parthasarathi Dasgupta, Susmita Sur-Kolay
Slicibility of rectangular graphs and floorplan optimization. [Citation Graph (0, 0)][DBLP] ISPD, 1997, pp:150-155 [Conf]
- Steven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay
Combined instruction and loop parallelism in array synthesis for FPGAs. [Citation Graph (0, 0)][DBLP] ISSS, 2001, pp:165-170 [Conf]
- Sanjay Goswami, Susmita Sur-Kolay
Virtual Molecular Computing - Emulating DNA Molecules. [Citation Graph (0, 0)][DBLP] IWDC, 2004, pp:95-101 [Conf]
- Steven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay
Optimal Partitioning for FPGA Based Regular Array Implementations. [Citation Graph (0, 0)][DBLP] PARELEC, 2000, pp:155-159 [Conf]
- Susmita Sur-Kolay, Satyajit Banerjee, S. Mukhopadhyaya, C. A. Murthy
Genetic Algorithm for Double Digest Problem. [Citation Graph (0, 0)][DBLP] PReMI, 2005, pp:623-629 [Conf]
- Swarup Bhunia, Subhashis Majumder, Ayan Sircar, Susmita Sur-Kolay, Bhargab B. Bhattacharya
Topological Routing Amidst Polygonal Obstacles. [Citation Graph (0, 0)][DBLP] VLSI Design, 2000, pp:274-279 [Conf]
- P. S. Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya
VLSI floorplan generation and area optimization using AND-OR graph search. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:370-375 [Conf]
- Sandip Das, Susmita Sur-Kolay, Bhargab B. Bhattacharya
Routing of L-Shaped Channels, Switchboxes and Staircases in Manhattan-Diagonal Model. [Citation Graph (0, 0)][DBLP] VLSI Design, 1998, pp:65-0 [Conf]
- Subhashis Majumder, Susmita Sur-Kolay, Subhas C. Nandy, Bhargab B. Bhattacharya, B. Chakraborty
Hot Spots and Zones in a Chip: A Geometrician's View. [Citation Graph (0, 0)][DBLP] VLSI Design, 2005, pp:691-696 [Conf]
- Debasis Mitra, Subhasis Bhattacharjee, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Sujit T. Zachariah, Sandip Kundu
Test Pattern Generation for Power Supply Droop Faults. [Citation Graph (0, 0)][DBLP] VLSI Design, 2006, pp:343-348 [Conf]
- Koushik Sinha, Susmita Sur-Kolay, Bhargab B. Bhattacharya, P. S. Dasgupta
Partitioning Routing Area into Zones with Distinct Pins. [Citation Graph (0, 0)][DBLP] VLSI Design, 2001, pp:345-0 [Conf]
- Susmita Sur-Kolay, Parthasarathi Dasgupta, Bhargab B. Bhattacharya, Sujit T. Zachariah
Physical Design Trends and Layout-Based Fault Modeling. [Citation Graph (0, 0)][DBLP] VLSI Design, 2004, pp:6-8 [Conf]
- Pritha Banerjee, Susmita Sur-Kolay, Arijit Bishnu
Floorplanning in Modern FPGAs. [Citation Graph (0, 0)][DBLP] VLSI Design, 2007, pp:893-898 [Conf]
- Debasri Saha, Parthasarathi Dasgupta, Susmita Sur-Kolay, Samar Sen-Sarma
A Novel Scheme for Encoding and Watermark Embedding in VLSI Physical Design for IP Protection. [Citation Graph (0, 0)][DBLP] ICCTA, 2007, pp:111-116 [Conf]
- Pritha Banerjee, Susmita Sur-Kolay
Faster Placer for Island-Style FPGAs. [Citation Graph (0, 0)][DBLP] ICCTA, 2007, pp:117-121 [Conf]
- Parthasarathi Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya
A unified approach to topology generation and optimal sizing of floorplans. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:2, pp:126-135 [Journal]
- Sandip Das, Susmita Sur-Kolay, Bhargab B. Bhattacharya
Manhattan-diagonal routing in channels and switchboxes. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:1, pp:75-104 [Journal]
- Parthasarathi Dasgupta, Susmita Sur-Kolay
Slicible rectangular graphs and their optimal floorplans. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2001, v:6, n:4, pp:447-470 [Journal]
- Subhashis Majumder, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Swarup Kumar Das
Hierarchical partitioning of VLSI floorplans by staircases. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2007, v:12, n:1, pp:- [Journal]
Fast Robust Intellectual Property Protection for VLSI Physical Design. [Citation Graph (, )][DBLP]
Floorplanning for Partial Reconfiguration in FPGAs. [Citation Graph (, )][DBLP]
Encoding of Floorplans through Deterministic Perturbation. [Citation Graph (, )][DBLP]
A Unified Approach for IP Protection across Design Phases in a Packaged Chip. [Citation Graph (, )][DBLP]
MAkE: Multiobjective algorithm for k-way equipartitioning of a point set. [Citation Graph (, )][DBLP]
Nearest Neighbour based Synthesis of Quantum Boolean Circuits. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.154secs
|