Chun-Yao Wang, Shing-Wu Tung, Jing-Yang Jou An automorphic approach to verification pattern generation for SoC design verification using port-order fault model. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2002, v:21, n:10, pp:1225-1232 [Journal]
Chun-Yao Wang, Shing-Wu Tung, Jing-Yang Jou Automatic interconnection rectification for SoC design verification based on the port order fault model. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:1, pp:104-114 [Journal]
Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP