Search the dblp DataBase

Publications of Author

1. Ashutosh Chakraborty, Prassanna Sithambaram, K. Duraisami, Alberto Macii, Enrico Macii, Massimo Poncino
   Thermal resilient bounded-skew clock tree optimization methodology. [Citation Graph (0, 0)][DBLP]
   DATE, 2006, pp:832-837 [Conf]
   
2. Ashutosh Chakraborty, K. Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino
   Dynamic thermal clock skew compensation using tunable delay buffers. [Citation Graph (0, 0)][DBLP]
   ISLPED, 2006, pp:162-167 [Conf]
   
3. Ashutosh Chakraborty, K. Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino
   Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective. [Citation Graph (0, 0)][DBLP]
   PATMOS, 2006, pp:214-224 [Conf]
   
4. K. Duraisami, Prassanna Sithambaram, A. Sathanur, Alberto Macii, Enrico Macii, Massimo Poncino
   Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2007, pp:1061-1064 [Conf]
   
5. Ashutosh Chakraborty, K. Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino
   Implications of ultra low-voltage devices on design techniques for controlling leakage in NanoCMOS circuits. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2006, pp:- [Conf]
   
6. 
   Energy efficiency bounds of pulse-encoded buses. [Citation Graph (, )][DBLP]
   
   
7. 
   Using soft-edge flip-flops to compensate NBTI-induced delay degradation. [Citation Graph (, )][DBLP]