Search the dblp DataBase

Publications of Author

1. Ioannis Voyiatzis, Dimitris Nikolos, Antonis M. Paschalis, Constantinos Halatsis, Th. Haniotakis
   An efficient comparative concurrent Built-In Self-Test technique. [Citation Graph (0, 0)][DBLP]
   Asian Test Symposium, 1995, pp:309-315 [Conf]
   
2. Dimitris Nikolos, Haridimos T. Vergos, Th. Haniotakis, Y. Tsiatouhas
   Path Delay Fault Testing of ICs with Embedded Intellectual Property Blocks. [Citation Graph (0, 0)][DBLP]
   DATE, 1999, pp:112-116 [Conf]
   
3. Y. Tsiatouhas, Th. Haniotakis, Angela Arapoyanni, Dimitris Nikolos
   A Versatile Built-In Self-Test Scheme for Delay Fault Testing. [Citation Graph (0, 0)][DBLP]
   DATE, 2000, pp:756- [Conf]
   
4. Th. Haniotakis, Dimitris Nikolos, Y. Tsiatouhas
   C-Testable One-Dimensional ILAs with Respect to Path Delay Faults: Theory and Applications. [Citation Graph (0, 0)][DBLP]
   DFT, 1998, pp:155-163 [Conf]
   
5. Y. Tsiatouhas, Th. Haniotakis
   A Zero Aliasing Built-In Self Test Technique for Delay Fault Testing. [Citation Graph (0, 0)][DBLP]
   DFT, 1999, pp:95-100 [Conf]
   
6. Haridimos T. Vergos, Dimitris Nikolos, Y. Tsiatouhas, Th. Haniotakis, Michael Nicolaidis
   On Path Delay Fault Testing of Multiplexer - Based Shifters. [Citation Graph (0, 0)][DBLP]
   Great Lakes Symposium on VLSI, 1999, pp:20-23 [Conf]
   
7. A. Rao, Th. Haniotakis, Y. Tsiatouhas, V. Kaky
   A New Dynamic Circuit Design Technique for High Performance TSC Checker Implementations. [Citation Graph (0, 0)][DBLP]
   IOLTS, 2004, pp:52-57 [Conf]
   
8. Y. Tsiatouhas, Angela Arapoyanni, Dimitris Nikolos, Th. Haniotakis
   A Hierarchical Architecture for Concurrent Soft Error Detection Based on Current Sensing. [Citation Graph (0, 0)][DBLP]
   IOLTW, 2002, pp:56-60 [Conf]
   
9. Y. Tsiatouhas, Th. Haniotakis, Dimitris Nikolos
   A Compact Built-In Current Sensor for IDDQ Testing. [Citation Graph (0, 0)][DBLP]
   IOLTW, 2000, pp:95-99 [Conf]
   
10. Y. Tsiatouhas, Th. Haniotakis, Dimitris Nikolos, Costas Efstathiou
    Concurrent Detection of Soft Errors Based on Current Monitoring. [Citation Graph (0, 0)][DBLP]
    IOLTW, 2001, pp:106-110 [Conf]
    
11. Y. Tsiatouhas, S. Matakias, Angela Arapoyanni, Th. Haniotakis
    A Sense Amplifier Based Circuit for Concurrent Detection of Soft and Timing Errors in CMOS ICs. [Citation Graph (0, 0)][DBLP]
    IOLTS, 2003, pp:12-16 [Conf]
    
12. Th. Haniotakis, Y. Tsiatouhas, Dimitris Nikolos, Costas Efstathiou
    On Testability of Multiple Precharged Domino Logic. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:299-304 [Conf]
    
13. Y. Tsiatouhas, Th. Haniotakis, Angela Arapoyanni
    An Embedded IDDQ Testing Architecture and Technique. [Citation Graph (0, 0)][DBLP]
    ISQED, 2003, pp:442-0 [Conf]
    
14. Y. Tsiatouhas, Th. Haniotakis, Dimitris Nikolos, Angela Arapoyanni
    Extending the Viability of IDDQ Testing in the Deep Submicron Era. [Citation Graph (0, 0)][DBLP]
    ISQED, 2002, pp:100-105 [Conf]
    
15. S. Matakias, Y. Tsiatouhas, Th. Haniotakis, Angela Arapoyanni
    Ultra Fast and Low Cost Parallel Two-Rail Code Checker Targeting High Fan-In Applications . [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2004, pp:293-296 [Conf]
    
16. A. Rao, Th. Haniotakis, Y. Tsiatouhas, H. Djemil
    The Use of Pre-Evaluation Phase in Dynamic CMOS Logic. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:270-271 [Conf]
    
17. Y. Tsiatouhas, Yiannis Moisiadis, Th. Haniotakis, Dimitris Nikolos, Angela Arapoyanni
    A new technique for IDDQ testing in nanometer technologies. [Citation Graph (0, 0)][DBLP]
    Integration, 2002, v:31, n:2, pp:183-194 [Journal]
    
18. Th. Haniotakis, Antonis M. Paschalis, Dimitris Nikolos
    Efficient Totally Self-Checking Checkers for a Class of Borden Codes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1995, v:44, n:11, pp:1318-1322 [Journal]