|
Search the dblp DataBase
Yong-sheng Wang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Yong-sheng Wang, Jin-xiang Wang, Feng-chang Lai, Yizheng Ye
Optimal Schemes for ADC BIST Based on Histogram. [Citation Graph (0, 0)][DBLP] Asian Test Symposium, 2005, pp:52-57 [Conf]
- Yong-sheng Wang, Liyi Xiao, Mingyan Yu, Jin-xiang Wang, Yizheng Ye
A Test Architecture for System-on-a-Chip. [Citation Graph (0, 0)][DBLP] Asian Test Symposium, 2003, pp:506- [Conf]
- Bin Zhou, Yizheng Ye, Yong-sheng Wang
Simultaneous reduction in test data volume and test time for TRC-reseeding. [Citation Graph (0, 0)][DBLP] ACM Great Lakes Symposium on VLSI, 2007, pp:49-54 [Conf]
A Low Power Deterministic Test Pattern Generator for BIST Based on Cellular Automata. [Citation Graph (, )][DBLP]
A 1-V piecewise curvature-corrected CMOS bandgap reference. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.001secs
|