The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vyacheslav N. Yarmolik: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vyacheslav N. Yarmolik, Yuri V. Klimets, Serge N. Demidenko
    March PS(23N) Test for DRAM Pattern-Sensitive Faults. [Citation Graph (0, 0)][DBLP]
    Asian Test Symposium, 1998, pp:354-0 [Conf]
  2. Sybille Hellebrand, Hans-Joachim Wunderlich, Vyacheslav N. Yarmolik
    Symmetric Transparent BIST for RAMs. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:702-707 [Conf]
  3. Vyacheslav N. Yarmolik, Sybille Hellebrand, Hans-Joachim Wunderlich
    Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:173-179 [Conf]
  4. Sergei B. Musin, Alexander A. Ivaniuk, Vyacheslav N. Yarmolik
    Multiple Errors Detection Technique for RAM. [Citation Graph (0, 0)][DBLP]
    DDECS, 2007, pp:251-254 [Conf]
  5. Serge N. Demidenko, Vincenzo Piuri, Vyacheslav N. Yarmolik, A. Shmidman
    BIST Module for Mixed-Signal Circuits. [Citation Graph (0, 0)][DBLP]
    DFT, 1998, pp:349-0 [Conf]
  6. Vyacheslav N. Yarmolik, I. V. Bykov, Sybille Hellebrand, Hans-Joachim Wunderlich
    Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. [Citation Graph (0, 0)][DBLP]
    EDCC, 1999, pp:339-350 [Conf]
  7. E. P. Kalosha, Vyacheslav N. Yarmolik, Mark G. Karpovsky
    Signature Testability of PLA. [Citation Graph (0, 0)][DBLP]
    FPL, 1994, pp:335-337 [Conf]
  8. Mark G. Karpovsky, Vyacheslav N. Yarmolik
    Transparent Memory Testing for Pattern-Sensitive Faults. [Citation Graph (0, 0)][DBLP]
    ITC, 1994, pp:860-869 [Conf]
  9. O. Kebichi, Michael Nicolaidis, Vyacheslav N. Yarmolik
    Exact Aliasing Computation for RAM BIST. [Citation Graph (0, 0)][DBLP]
    ITC, 1995, pp:13-22 [Conf]
  10. Vyacheslav N. Yarmolik, Michael Nicolaidis, O. Kebichi
    Aliasing-free Signature Analysis for RAM BIST. [Citation Graph (0, 0)][DBLP]
    ITC, 1994, pp:368-377 [Conf]
  11. A. J. van de Goor, G. N. Gaydadjiev, V. G. Mikitjuk, Vyacheslav N. Yarmolik
    March LR: a test for realistic linked faults. [Citation Graph (0, 0)][DBLP]
    VTS, 1996, pp:272-280 [Conf]
  12. Sybille Hellebrand, Hans-Joachim Wunderlich, Alexander A. Ivaniuk, Yuri V. Klimets, Vyacheslav N. Yarmolik
    Error Detecting Refreshment for Embedded DRAMs. [Citation Graph (0, 0)][DBLP]
    VTS, 1999, pp:384-390 [Conf]
  13. Sybille Hellebrand, Hans-Joachim Wunderlich, Alexander A. Ivaniuk, Yuri V. Klimets, Vyacheslav N. Yarmolik
    Efficient Online and Offline Testing of Embedded DRAMs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2002, v:51, n:7, pp:801-809 [Journal]
  14. Maciej Brzozowski, Vyacheslav N. Yarmolik
    Obfuscation as Intellectual Rights Protection in VHDL Language. [Citation Graph (0, 0)][DBLP]
    CISIM, 2007, pp:337-340 [Conf]

  15. March LA: a test for linked memory faults. [Citation Graph (, )][DBLP]


Search in 0.019secs, Finished in 0.020secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002