The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Franjo Ivancic: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chao Wang, Zijiang Yang, Franjo Ivancic, Aarti Gupta
    Whodunit? Causal Analysis for Counterexamples. [Citation Graph (0, 0)][DBLP]
    ATVA, 2006, pp:82-95 [Conf]
  2. Eric Aaron, Harold C. Sun, Franjo Ivancic, Dimitris N. Metaxas
    A Hybrid Dynamical Systems Approach to Intelligent Low-Level Navigation. [Citation Graph (0, 0)][DBLP]
    CA, 2002, pp:154-163 [Conf]
  3. Franjo Ivancic, Zijiang Yang, Malay K. Ganai, Aarti Gupta, Ilya Shlyakhter, Pranav Ashar
    F-Soft: Software Verification Platform. [Citation Graph (0, 0)][DBLP]
    CAV, 2005, pp:301-306 [Conf]
  4. Himanshu Jain, Franjo Ivancic, Aarti Gupta, Ilya Shlyakhter, Chao Wang
    Using Statically Computed Invariants Inside the Predicate Abstraction and Refinement Loop. [Citation Graph (0, 0)][DBLP]
    CAV, 2006, pp:137-151 [Conf]
  5. Vineet Kahlon, Franjo Ivancic, Aarti Gupta
    Reasoning About Threads Communicating via Locks. [Citation Graph (0, 0)][DBLP]
    CAV, 2005, pp:505-518 [Conf]
  6. Chao Wang, Zijiang Yang, Franjo Ivancic, Aarti Gupta
    Disjunctive image computation for embedded software verification. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:1205-1210 [Conf]
  7. Rajeev Alur, Thao Dang, Joel M. Esposito, Rafael B. Fierro, Yerang Hur, Franjo Ivancic, Vijay Kumar, Insup Lee, Pradyumna Mishra, George J. Pappas, Oleg Sokolsky
    Hierarchical Hybrid Modeling of Embedded Systems. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2001, pp:14-31 [Conf]
  8. Rajeev Alur, Calin Belta, Franjo Ivancic, Vijay Kumar, Harvey Rubin, Jonathan Schug, Oleg Sokolsky, Jonathan Webb
    Visual Programming for Modeling and Simulation of Biomolecular Regulatory Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:702-712 [Conf]
  9. Eric Aaron, Franjo Ivancic, Dimitris N. Metaxas
    Hybrid System Models of Navigation Strategies for Games and Animations. [Citation Graph (0, 0)][DBLP]
    HSCC, 2002, pp:7-20 [Conf]
  10. Rajeev Alur, Calin Belta, Franjo Ivancic
    Hybrid Modeling and Simulation of Biomolecular Networks. [Citation Graph (0, 0)][DBLP]
    HSCC, 2001, pp:19-32 [Conf]
  11. Rajeev Alur, Thao Dang, Franjo Ivancic
    Reachability Analysis of Hybrid Systems via Predicate Abstraction. [Citation Graph (0, 0)][DBLP]
    HSCC, 2002, pp:35-48 [Conf]
  12. Rajeev Alur, Thao Dang, Franjo Ivancic
    Progress on Reachability Analysis of Hybrid Systems Using Predicate Abstraction. [Citation Graph (0, 0)][DBLP]
    HSCC, 2003, pp:4-19 [Conf]
  13. Ansgar Fehnker, Franjo Ivancic
    Benchmarks for Hybrid Systems Verification. [Citation Graph (0, 0)][DBLP]
    HSCC, 2004, pp:326-341 [Conf]
  14. Franjo Ivancic, Ilya Shlyakhter, Aarti Gupta, Malay K. Ganai
    Model Checking C Programs Using F-SOFT. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:297-308 [Conf]
  15. Eric Aaron, Dimitris N. Metaxas, Franjo Ivancic
    A Framework for Reasoning about Animation Systems. [Citation Graph (0, 0)][DBLP]
    IVA, 2001, pp:47-60 [Conf]
  16. Rajeev Alur, Franjo Ivancic, Jesung Kim, Insup Lee, Oleg Sokolsky
    Generating embedded software from hierarchical hybrid models. [Citation Graph (0, 0)][DBLP]
    LCTES, 2003, pp:171-182 [Conf]
  17. Chao Wang, Franjo Ivancic, Malay K. Ganai, Aarti Gupta
    Deciding Separation Logic Formulae by SAT and Incremental Negative Cycle Elimination. [Citation Graph (0, 0)][DBLP]
    LPAR, 2005, pp:322-336 [Conf]
  18. Sriram Sankaranarayanan, Franjo Ivancic, Ilya Shlyakhter, Aarti Gupta
    Static Analysis in Disjunctive Numerical Domains. [Citation Graph (0, 0)][DBLP]
    SAS, 2006, pp:3-17 [Conf]
  19. Rajeev Alur, Thao Dang, Franjo Ivancic
    Counter-Example Guided Predicate Abstraction of Hybrid Systems. [Citation Graph (0, 0)][DBLP]
    TACAS, 2003, pp:208-223 [Conf]
  20. Himanshu Jain, Franjo Ivancic, Aarti Gupta, Malay K. Ganai
    Localization and Register Sharing for Predicate Abstraction. [Citation Graph (0, 0)][DBLP]
    TACAS, 2005, pp:397-412 [Conf]
  21. Rajeev Alur, Thao Dang, Joel M. Esposito, Yerang Hur, Franjo Ivancic, Vijay Kumar, Insup Lee, Pradyumna Mishra, George J. Pappas, Oleg Sokolsky
    Hierarchical modeling and analysis of embedded systems. [Citation Graph (0, 0)][DBLP]
    Proceedings of the IEEE, 2003, v:91, n:1, pp:11-28 [Journal]
  22. Rajeev Alur, Thao Dang, Franjo Ivancic
    Counterexample-guided predicate abstraction of hybrid systems. [Citation Graph (0, 0)][DBLP]
    Theor. Comput. Sci., 2006, v:354, n:2, pp:250-271 [Journal]
  23. Rajeev Alur, Thao Dang, Franjo Ivancic
    Predicate abstraction for reachability analysis of hybrid systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2006, v:5, n:1, pp:152-199 [Journal]
  24. Chao Wang, Zijiang Yang, Aarti Gupta, Franjo Ivancic
    Using Counterexamples for Improving the Precision of Reachability Computation with Polyhedra. [Citation Graph (0, 0)][DBLP]
    CAV, 2007, pp:352-365 [Conf]
  25. Zijiang Yang, Chao Wang, Aarti Gupta, Franjo Ivancic
    Mixed symbolic representations for model checking software programs. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2006, pp:17-26 [Conf]
  26. Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta
    Program Analysis Using Symbolic Ranges. [Citation Graph (0, 0)][DBLP]
    SAS, 2007, pp:366-383 [Conf]
  27. Sriram Sankaranarayanan, Richard M. Chang, Guofei Jiang, Franjo Ivancic
    State space exploration using feedback constraint generation and Monte-Carlo sampling. [Citation Graph (0, 0)][DBLP]
    ESEC/SIGSOFT FSE, 2007, pp:321-330 [Conf]
  28. Chao Wang, Zijiang Yang, Franjo Ivancic, Aarti Gupta
    Disjunctive image computation for software verification. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2007, v:12, n:2, pp:- [Journal]

  29. Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models. [Citation Graph (, )][DBLP]


  30. Inputs of Coma: Static Detection of Denial-of-Service Vulnerabilities. [Citation Graph (, )][DBLP]


  31. Refining the control structure of loops using static analysis. [Citation Graph (, )][DBLP]


  32. Induction in CEGAR for Detecting Counterexamples. [Citation Graph (, )][DBLP]


  33. Efficient decision procedure for non-linear arithmetic constraints using CORDIC. [Citation Graph (, )][DBLP]


  34. A Policy Iteration Technique for Time Elapse over Template Polyhedra. [Citation Graph (, )][DBLP]


  35. Monte-carlo techniques for falsification of temporal properties of non-linear hybrid systems. [Citation Graph (, )][DBLP]


  36. Mining library specifications using inductive logic programming. [Citation Graph (, )][DBLP]


  37. Using hardware transactional memory for data race detection. [Citation Graph (, )][DBLP]


  38. Efficient SAT-based Bounded Model Checking for Software Verification. [Citation Graph (, )][DBLP]


  39. Dynamic inference of likely data preconditions over predicates by tree learning. [Citation Graph (, )][DBLP]


  40. An automatic rule base generation method for fuzzy pattern recognition with multiphased clustering. [Citation Graph (, )][DBLP]


  41. Program analysis via satisfiability modulo path programs. [Citation Graph (, )][DBLP]


  42. Robustness of Model-Based Simulations. [Citation Graph (, )][DBLP]


  43. SLR: Path-Sensitive Analysis through Infeasible-Path Detection and Syntactic Language Refinement. [Citation Graph (, )][DBLP]


  44. RaceTM: detecting data races using transactional memory. [Citation Graph (, )][DBLP]


  45. Symbolic Model Checking of Hybrid Systems Using Template Polyhedra. [Citation Graph (, )][DBLP]


  46. Fault-Tolerant Computing Using a Hybrid Nano-CMOS Architecture. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002