The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jeroen Voeten: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jinfeng Huang, Marc Geilen, Jeroen Voeten, Henk Corporaal
    Branching-Time Property Preservation Between Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ATVA, 2006, pp:260-275 [Conf]
  2. M. Verhappen, P. H. A. van der Putten, Jeroen Voeten
    On the Fundamental Design Gap in Terabit per Second Packet Switching. [Citation Graph (0, 0)][DBLP]
    DSD, 2002, pp:371-379 [Conf]
  3. L. J. van Bokhoven, Jeroen Voeten, Marc Geilen
    Software Synthesis for System Level Design Using Process Execution Trees. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1999, pp:1463-1467 [Conf]
  4. P. H. A. van der Putten, Jeroen Voeten, Marc Geilen, M. P. J. Stevens
    System Level Models for Real-Time Communication. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1999, pp:1496-0 [Conf]
  5. Jeroen Voeten, P. H. A. van der Putten, Marc Geilen, M. P. J. Stevens
    System Level Modelling for Hardware/Software Systems. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1998, pp:10154-10161 [Conf]
  6. Jeroen Voeten, P. H. A. van der Putten, M. P. J. Stevens
    Behaviour-Preserving Transformations in SHE: A Formal Approach to Architecture Design. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1996, pp:19-27 [Conf]
  7. Jeroen Voeten, Harald P. E. Vranken
    Behavior-Preserving Transformations for Design-for-Test. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 2000, pp:1193-0 [Conf]
  8. Jeroen Voeten
    Temporal Rewards for Performance Evaluation. [Citation Graph (0, 0)][DBLP]
    ICALP Satellite Workshops, 2000, pp:511-522 [Conf]
  9. Jinfeng Huang, Jeroen Voeten, Marc Geilen
    Real-time Property Preservation in Approximations of Timed Systems. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2003, pp:163-171 [Conf]
  10. Jinfeng Huang, Jeroen Voeten, Henk Corporaal
    Correctness-preserving synthesis for real-time control software. [Citation Graph (0, 0)][DBLP]
    QSIC, 2006, pp:65-73 [Conf]
  11. Oana Florescu, Jinfeng Huang, Jeroen Voeten, Henk Corporaal
    Strengthening Property Preservation in Concurrent Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2006, pp:106-109 [Conf]
  12. Oana Florescu, Menno de Hoon, Jeroen Voeten, Henk Corporaal
    Probabilistic Modelling and Evaluation of Soft Real-Time Embedded Systems. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2006, pp:206-215 [Conf]
  13. Marc Geilen, Jeroen Voeten, P. H. A. van der Putten, L. J. van Bokhoven, M. P. J. Stevens
    Object-oriented modelling and specification using SHE. [Citation Graph (0, 0)][DBLP]
    Comput. Lang., 2001, v:27, n:1/3, pp:19-38 [Journal]
  14. Bart D. Theelen, Jeroen Voeten, R. D. J. Kramer
    Performance modelling of a network processor using POOSL. [Citation Graph (0, 0)][DBLP]
    Computer Networks, 2003, v:41, n:5, pp:667-684 [Journal]
  15. Jeroen Voeten
    Performance evaluation with temporal rewards. [Citation Graph (0, 0)][DBLP]
    Perform. Eval., 2002, v:50, n:2/3, pp:189-218 [Journal]
  16. Jeroen Voeten
    On the fundamental limitations of transformational design. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2001, v:6, n:4, pp:533-552 [Journal]
  17. Jinfeng Huang, Jeroen Voeten, Marcel Groothuis, Jan F. Broenink, Henk Corporaal
    A model-driven design approach for mechatronic systems. [Citation Graph (0, 0)][DBLP]
    ACSD, 2007, pp:127-136 [Conf]
  18. Bart D. Theelen, Marc Geilen, Twan Basten, Jeroen Voeten, Stefan Valentin Gheorghita, Sander Stuijk
    A scenario-aware data flow model for combined long-run average and worst-case performance analysis. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2006, pp:185-194 [Conf]
  19. Bart D. Theelen, Oana Florescu, Marc Geilen, Jinfeng Huang, P. H. A. van der Putten, Jeroen Voeten
    Software/Hardware Engineering with the Parallel Object-Oriented Specification Language. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2007, pp:139-148 [Conf]
  20. Jinfeng Huang, Jeroen Voeten, Henk Corporaal
    Predictable real-time software synthesis. [Citation Graph (0, 0)][DBLP]
    Real-Time Systems, 2007, v:36, n:3, pp:159-198 [Journal]

  21. A Unified Model for Analysis of Real-Time Properties. [Citation Graph (, )][DBLP]


  22. An Executable Interface Specification for Industrial Embedded System Design. [Citation Graph (, )][DBLP]


  23. Reusing Real-Time Systems Design Experience. [Citation Graph (, )][DBLP]


  24. Synthesis for Unified Control- and Data-Oriented Models. [Citation Graph (, )][DBLP]


  25. Error Estimation in Model-Driven Development for Real-Time Software. [Citation Graph (, )][DBLP]


  26. Platform-independent Design for Embedded Real-time Systems . [Citation Graph (, )][DBLP]


  27. Predictability in Real-time System Development (2) A Case Study . [Citation Graph (, )][DBLP]


  28. Predictability in Real-time System Development (1) Semantics Support from Development Languages . [Citation Graph (, )][DBLP]


  29. Traversing the Fundamental System-Level Design Gap Using Modeling Patterns. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002