The SCEAS System
Navigation Menu

Search the dblp DataBase


Stephen Jang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. WireMap: FPGA technology mapping for improved routability. [Citation Graph (, )][DBLP]

  2. Global delay optimization using structural choices. [Citation Graph (, )][DBLP]

  3. Scalable don't-care-based logic optimization and resynthesis. [Citation Graph (, )][DBLP]

  4. SmartOpt: an industrial strength framework for logic synthesis. [Citation Graph (, )][DBLP]

  5. Scalable and scalably-verifiable sequential synthesis. [Citation Graph (, )][DBLP]

Search in 0.003secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002