The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jian-Qiang Lu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author


  1. Efficient implementation of decoupling capacitors in 3D processor-dram integrated computing systems. [Citation Graph (, )][DBLP]


  2. Architecture design exploration of three-dimensional (3D) integrated DRAM. [Citation Graph (, )][DBLP]


  3. Modeling and evaluation for electrical characteristics of through-strata-vias (TSVS) in three-dimensional integration. [Citation Graph (, )][DBLP]


  4. Impacts of though-DRAM vias in 3D processor-DRAM integrated systems. [Citation Graph (, )][DBLP]


  5. 3D DRAM Design and Application to 3D Multicore Systems. [Citation Graph (, )][DBLP]


Search in 0.012secs, Finished in 0.012secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002