Search the dblp DataBase

Publications of Author

1. Torben Hagerup, Wolfgang Rülling
   A Generalized Topological Sorting Problem. [Citation Graph (0, 0)][DBLP]
   Aegean Workshop on Computing, 1986, pp:261-270 [Conf]
   
2. Kurt Mehlhorn, Wolfgang Rülling
   Compaction on the Torus. [Citation Graph (0, 0)][DBLP]
   AWOC, 1988, pp:212-225 [Conf]
   
3. Shaodi Gao, Michael Kaufmann, Kurt Mehlhorn, Wolfgang Rülling, Christoph Storb, Mark Jerrum
   On Continuous Homotopic One Layer Routing. [Citation Graph (0, 0)][DBLP]
   Workshop on Computational Geometry, 1988, pp:55-70 [Conf]
   
4. Shaodi Gao, Mark Jerrum, Michael Kaufmann, Kurt Mehlhorn, Wolfgang Rülling
   On Continuous Homotopic One Layer Routing. [Citation Graph (0, 0)][DBLP]
   Symposium on Computational Geometry, 1988, pp:392-402 [Conf]
   
5. Wolfgang Rülling
   Wachstumsverteilungen bei PDOL-Systemen. [Citation Graph (0, 0)][DBLP]
   Elektronische Informationsverarbeitung und Kybernetik, 1984, v:20, n:2/3, pp:93-109 [Journal]
   
6. Wolfgang Rülling
   Einsatzmöglichkeiten algorithmischer Layout-Beschreibungen. [Citation Graph (0, 0)][DBLP]
   Inform., Forsch. Entwickl., 1990, v:5, n:1, pp:20-34 [Journal]
   
7. Michael Müller, Christine Rüb, Wolfgang Rülling
   A Circuit for Exact Summation of Floating-Points Numbers. [Citation Graph (0, 0)][DBLP]
   Inf. Process. Lett., 1996, v:57, n:3, pp:159-163 [Journal]
   
8. Kurt Mehlhorn, Wolfgang Rülling
   Compaction on the torus [VLSI layout]. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:4, pp:389-397 [Journal]
   
9. Wolfgang Rülling, Thomas Schilz
   A new method for hierarchical compaction [VLSI]. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:2, pp:353-360 [Journal]