The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Matthias Müller: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Matthias Müller, Matthias Teschner
    Volumetric Meshes for Real-Time Medical Simulations. [Citation Graph (0, 0)][DBLP]
    Bildverarbeitung für die Medizin, 2003, pp:279-283 [Conf]
  2. Matthias Müller, Matthias Teschner, Markus H. Gross
    Physically-Based Simulation of Objects Represented by Surface Meshes. [Citation Graph (0, 0)][DBLP]
    Computer Graphics International, 2004, pp:26-33 [Conf]
  3. Matthias Teschner, Bruno Heidelberger, Matthias Müller, Markus H. Gross
    A Versatile and Robust Model for Geometrically Complex Deformable Solids. [Citation Graph (0, 0)][DBLP]
    Computer Graphics International, 2004, pp:312-319 [Conf]
  4. Andreas Wortmann, Sven Simon, Matthias Müller
    A High-Speed Transceiver Architecture Implementable as Synthesizable IP Core. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:46-51 [Conf]
  5. Willi Fries, Matthias Müller, Lars C. Wolf
    Aufbau und Betrieb des drahtlosen Netzes DUKATH an der Universität Karlsruhe. [Citation Graph (0, 0)][DBLP]
    DFN Arbeitstagung über Kommunikationsnetze, 2001, pp:49-53 [Conf]
  6. Matthias Müller
    Molecular Dynamics with C++. An Object-Oriented Approach. [Citation Graph (0, 0)][DBLP]
    ECOOP Workshops, 1999, pp:225-227 [Conf]
  7. Christian Hinkelbein, Andrei Khomich, Andreas Kugel, Reinhard Männer, Matthias Müller
    Using an FPGA coprocessor for improving execution speed of TRT-LUT: one of the feature extraction algorithms for ATLAS LVL2 trigger. [Citation Graph (0, 0)][DBLP]
    FPGA, 2004, pp:247- [Conf]
  8. Christian Hinkelbein, Andrei Khomich, Andreas Kugel, Reinhard Männer, Matthias Müller
    Using of FPGA Coprocessor for Improving the Execution Speed of the Pattern Recognition Algorithm for ATLAS - High Energy Physics Experiment. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:791-800 [Conf]
  9. Matthias Müller, Sven Simon
    Datenskalierung für die verlustleistungsarme Signalverarbeitung in Prozessorsystemen. [Citation Graph (0, 0)][DBLP]
    GI Jahrestagung (1), 2005, pp:457- [Conf]
  10. Matthias Müller, Markus H. Gross
    Interactive Virtual Materials. [Citation Graph (0, 0)][DBLP]
    Graphics Interface, 2004, pp:239-246 [Conf]
  11. Subhash Saini, Robert Ciotti, Brian T. N. Gunney, Thomas E. Spelce, Alice E. Koniges, Dob Dossa, Panagiotis A. Adamidis, Rolf Rabenseifner, Sunil R. Tiyyagura, Matthias Müller, Rod Fatoohi
    Performance evaluation of supercomputers using HPCC and IMB benchmarks. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  12. Marek Wróblewski, Matthias Müller, Andreas Wortmann, Sven Simon, Wilhelm Pieper, Josef A. Nossek
    A power efficient register file architecture using master latch sharing. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2003, pp:393-396 [Conf]
  13. Sven Simon, Matthias Müller, Holger Gryska, Andreas Wortmann, Steffen Buch
    An instruction set for the efficient implementation of the CORDIC algorithm. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:357-360 [Conf]
  14. Matthias Müller, Andreas Wortmann, Sven Simon, Michael Kugel, Tim Schoenauer
    The impact of clock gating schemes on the power dissipation of synthesizable register files. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:609-612 [Conf]
  15. Matthias Müller, Andreas Wortmann, Sven Simon, S. Wolter, Steffen Buch, Marek Wróblewski, Josef A. Nossek
    Low power register file architecture for application specific DSPs. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:89-92 [Conf]
  16. Jutta Marx, Jürgen Krause, Matthias Müller
    Virtuelle Fachbibliothek und Informationsverbund Sozialwissenschaften. [Citation Graph (0, 0)][DBLP]
    IuK, 2001, pp:- [Conf]
  17. Matthias Müller, Andreas Wortmann, Dominik Mader, Sven Simon
    Register Isolation for Synthesizable Register Files. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:228-237 [Conf]
  18. Rolf Rabenseifner, Sunil R. Tiyyagura, Matthias Müller
    Network Bandwidth Measurements and Ratio Analysis with the HPC Challenge Benchmark Suite (HPCC). [Citation Graph (0, 0)][DBLP]
    PVM/MPI, 2005, pp:368-378 [Conf]
  19. Ralf Reussner, Peter Sanders, Lutz Prechelt, Matthias Müller
    SKaMPI: A Detailed, Accurate MPI Benchmark. [Citation Graph (0, 0)][DBLP]
    PVM/MPI, 1998, pp:52-59 [Conf]
  20. Christian Hinkelbein, Andreas Kugel, Reinhard Männer, Matthias Müller
    Reconfigurable Hardware Control Software. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2002, pp:84-91 [Conf]
  21. Helmut Bähring, Matthias Müller
    µCES: Ein integriertes Tutor- und Emulationssystem für die Ausbildung in Mikrorechner-Technik. [Citation Graph (0, 0)][DBLP]
    INFOS, 1993, pp:233-239 [Conf]
  22. Matthias Müller
    Über die Spuren der testgetriebenen Entwicklung im Programmtext. [Citation Graph (0, 0)][DBLP]
    Software Engineering, 2006, pp:85-96 [Conf]
  23. Barbara Cutler, Julie Dorsey, Leonard McMillan, Matthias Müller, Robert Jagnow
    A procedural approach to authoring solid models. [Citation Graph (0, 0)][DBLP]
    SIGGRAPH, 2002, pp:302-311 [Conf]
  24. Bruno Heidelberger, Matthias Teschner, Richard Keiser, Matthias Müller, Markus H. Gross
    Consistent penetration depth estimation for deformable collision response. [Citation Graph (0, 0)][DBLP]
    VMV, 2004, pp:339-346 [Conf]
  25. Richard Keiser, Matthias Müller, Bruno Heidelberger, Matthias Teschner, Markus H. Gross
    Contact Handling for Deformable Point-Based Objects. [Citation Graph (0, 0)][DBLP]
    VMV, 2004, pp:315-322 [Conf]
  26. Matthias Teschner, Bruno Heidelberger, Matthias Müller, Danat Pomerantes, Markus H. Gross
    Optimized Spatial Hashing for Collision Detection of Deformable Objects. [Citation Graph (0, 0)][DBLP]
    VMV, 2003, pp:47-54 [Conf]
  27. Matthias Müller, Gábor Erds, Paul C. Xirouchakis
    High accuracy spline interpolation for 5-axis machining. [Citation Graph (0, 0)][DBLP]
    Computer-Aided Design, 2004, v:36, n:13, pp:1379-1393 [Journal]
  28. Matthias Müller, Sven Simon, Holger Gryska, Andreas Wortmann, Steffen Buch
    Low power synthesizable register files for processor and IP cores. [Citation Graph (0, 0)][DBLP]
    Integration, 2006, v:39, n:2, pp:131-155 [Journal]
  29. Matthias Müller, Simon Schirm, Matthias Teschner, Bruno Heidelberger, Markus H. Gross
    Interaction of fluids with deformable solids. [Citation Graph (0, 0)][DBLP]
    Journal of Visualization and Computer Animation, 2004, v:15, n:3-4, pp:159-171 [Journal]
  30. Barbara Cutler, Julie Dorsey, Leonard McMillan, Matthias Müller, Robert Jagnow
    A procedural approach to authoring solid models. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Graph., 2002, v:21, n:3, pp:302-311 [Journal]
  31. Matthias Müller, Bruno Heidelberger, Matthias Teschner, Markus H. Gross
    Meshless deformations based on shape matching. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Graph., 2005, v:24, n:3, pp:471-478 [Journal]
  32. Matthias Müller, Simon Schirm, Stephan Duthaler
    Screen space meshes. [Citation Graph (0, 0)][DBLP]
    Symposium on Computer Animation, 2007, pp:9-15 [Conf]
  33. Matthias Müller, Bruno Heidelberger, Marcus Hennix, John Ratcliff
    Position based dynamics. [Citation Graph (0, 0)][DBLP]
    J. Visual Communication and Image Representation, 2007, v:18, n:2, pp:109-118 [Journal]

  34. Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation. [Citation Graph (, )][DBLP]


  35. PROPER 2009: Workshop on Productivity and Performance - Tools for HPC Application Development. [Citation Graph (, )][DBLP]


  36. Fast and robust tracking of fluid surfaces. [Citation Graph (, )][DBLP]


  37. Physically Based Deformable Models in Computer Graphics. [Citation Graph (, )][DBLP]


Search in 2.032secs, Finished in 2.034secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002