The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Roderick Bloem: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Roderick Bloem, Joost Engelfriet
    Monadic Second Order Logic and Node Relations on Graphs and Trees. [Citation Graph (0, 0)][DBLP]
    Structures in Logic and Computer Science, 1997, pp:144-161 [Conf]
  2. Roderick Bloem, Kavita Ravi, Fabio Somenzi
    Efficient Decision Procedures for Model Checking of Linear Time Logic Properties. [Citation Graph (0, 0)][DBLP]
    CAV, 1999, pp:222-235 [Conf]
  3. Andreas Griesmayer, Roderick Bloem, Byron Cook
    Repair of Boolean Programs with an Application to C. [Citation Graph (0, 0)][DBLP]
    CAV, 2006, pp:358-371 [Conf]
  4. Sankar Gurumurthy, Roderick Bloem, Fabio Somenzi
    Fair Simulation Minimization. [Citation Graph (0, 0)][DBLP]
    CAV, 2002, pp:610-624 [Conf]
  5. Barbara Jobstmann, Andreas Griesmayer, Roderick Bloem
    Program Repair as a Game. [Citation Graph (0, 0)][DBLP]
    CAV, 2005, pp:226-238 [Conf]
  6. Fabio Somenzi, Roderick Bloem
    Efficient Büchi Automata from LTL Formulae. [Citation Graph (0, 0)][DBLP]
    CAV, 2000, pp:248-263 [Conf]
  7. Stefan Staber, Barbara Jobstmann, Roderick Bloem
    Finding and Fixing Faults. [Citation Graph (0, 0)][DBLP]
    CHARME, 2005, pp:35-49 [Conf]
  8. Chao Wang, Roderick Bloem, Gary D. Hachtel, Kavita Ravi, Fabio Somenzi
    Divide and Compose: SCC Refinement for Language Emptiness. [Citation Graph (0, 0)][DBLP]
    CONCUR, 2001, pp:456-471 [Conf]
  9. Roderick Bloem, Kavita Ravi, Fabio Somenzi
    Symbolic guided search for CTL model checking. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:29-34 [Conf]
  10. Ingo Pill, Simone Semprini, Roberto Cavada, Marco Roveri, Roderick Bloem, Alessandro Cimatti
    Formal analysis of hardware requirements. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:821-826 [Conf]
  11. Fabio Somenzi, Kavita Ravi, Roderick Bloem
    Analysis of Symbolic SCC Hull Algorithms. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2002, pp:88-105 [Conf]
  12. Roderick Bloem, Harold N. Gabow, Fabio Somenzi
    An Algorithm for Strongly Connected Component Analysis in n log n Symbolic Steps. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2000, pp:37-54 [Conf]
  13. Kavita Ravi, Roderick Bloem, Fabio Somenzi
    A Comparative Study of Symbolic Algorithms for the Computation of Fair Cycles. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2000, pp:143-160 [Conf]
  14. Barbara Jobstmann, Roderick Bloem
    Optimizations for LTL Synthesis. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2006, pp:117-124 [Conf]
  15. Stefan Staber, Görschwin Fey, Roderick Bloem, Rolf Drechsler
    Automatic Fault Localization for Property Checking. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:50-64 [Conf]
  16. Andreas Griesmayer, Roderick Bloem, Martin Hautzendorfer, Franz Wotawa
    Formal Verification of Control Software: A Case Study. [Citation Graph (0, 0)][DBLP]
    IEA/AIE, 2005, pp:783-788 [Conf]
  17. Roderick Bloem, Alessandro Cimatti, Ingo Pill, Marco Roveri, Simone Semprini
    Symbolic Implementation of Alternating Automata. [Citation Graph (0, 0)][DBLP]
    CIAA, 2006, pp:208-218 [Conf]
  18. Roderick Bloem, Marco Roveri, Fabio Somenzi
    Preface. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2007, v:174, n:4, pp:1- [Journal]
  19. Andreas Griesmayer, Stefan Staber, Roderick Bloem
    Automated Fault Localization for C Programs. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2007, v:174, n:4, pp:95-111 [Journal]
  20. Chao Wang, Roderick Bloem, Gary D. Hachtel, Kavita Ravi, Fabio Somenzi
    Compositional SCC Analysis for Language Emptiness. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2006, v:28, n:1, pp:5-36 [Journal]
  21. Roderick Bloem, Harold N. Gabow, Fabio Somenzi
    An Algorithm for Strongly Connected Component Analysis in n log n Symbolic Steps. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2006, v:28, n:1, pp:37-56 [Journal]
  22. Roderick Bloem, Joost Engelfriet
    A Comparison of Tree Transductions Defined by Monadic Second Order Logic and by Attribute Grammars. [Citation Graph (0, 0)][DBLP]
    J. Comput. Syst. Sci., 2000, v:61, n:1, pp:1-50 [Journal]
  23. Roderick Bloem, Roberto Cavada, Ingo Pill, Marco Roveri, Andrei Tchaltsev
    RAT: A Tool for the Formal Analysis of Requirements. [Citation Graph (0, 0)][DBLP]
    CAV, 2007, pp:263-267 [Conf]
  24. Barbara Jobstmann, Stefan Galler, Martin Weiglhofer, Roderick Bloem
    Anzu: A Tool for Property Synthesis. [Citation Graph (0, 0)][DBLP]
    CAV, 2007, pp:258-262 [Conf]
  25. Roderick Bloem, Stefan Galler, Barbara Jobstmann, Nir Piterman, Amir Pnueli, Martin Weiglhofer
    Interactive presentation: Automatic hardware synthesis from specifications: a case study. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1188-1193 [Conf]
  26. Stefan Staber, Roderick Bloem
    Fault Localization and Correction with QBF. [Citation Graph (0, 0)][DBLP]
    SAT, 2007, pp:355-368 [Conf]

  27. RATSY - A New Requirements Analysis Tool with Synthesis. [Citation Graph (, )][DBLP]


  28. Better Quality in Synthesis through Quantitative Objectives. [Citation Graph (, )][DBLP]


  29. Robustness in the Presence of Liveness. [Citation Graph (, )][DBLP]


  30. Synthesizing robust systems. [Citation Graph (, )][DBLP]


  31. Debugging formal specifications using simple counterstrategies. [Citation Graph (, )][DBLP]


  32. Using unsatisfiable cores to debug multiple design errors. [Citation Graph (, )][DBLP]


  33. Open Implication. [Citation Graph (, )][DBLP]


  34. Formal Analysis of a TPM-Based Secrets Distribution and Storage Scheme. [Citation Graph (, )][DBLP]


  35. Better Quality in Synthesis through Quantitative Objectives [Citation Graph (, )][DBLP]


  36. Specify, Compile, Run: Hardware from PSL. [Citation Graph (, )][DBLP]


Search in 0.004secs, Finished in 0.006secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002