Search the dblp DataBase
Daniel A. Jiménez :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Ravi V. Batchu , Daniel A. Jiménez Exploiting Procedure Level Locality to Reduce Instruction Cache Misses. [Citation Graph (0, 0)][DBLP ] Interaction between Compilers and Computer Architectures, 2004, pp:75-84 [Conf ] Daniel A. Jiménez , Heather L. Hanson , Calvin Lin Boolean Formula-Based Branch Prediction for Future Technologies. [Citation Graph (0, 0)][DBLP ] IEEE PACT, 2001, pp:97-106 [Conf ] Daniel A. Jiménez Reconsidering Complex Branch Predictors. [Citation Graph (0, 0)][DBLP ] HPCA, 2003, pp:43-52 [Conf ] Daniel A. Jiménez , Calvin Lin Dynamic Branch Prediction with Perceptrons. [Citation Graph (0, 0)][DBLP ] HPCA, 2001, pp:197-206 [Conf ] Chunling Hu , Daniel A. Jiménez , Ulrich Kremer Toward an Evaluation Infrastructure for Power and Energy Optimizations. [Citation Graph (0, 0)][DBLP ] IPDPS, 2005, pp:- [Conf ] Daniel A. Jiménez Piecewise Linear Branch Prediction. [Citation Graph (0, 0)][DBLP ] ISCA, 2005, pp:382-393 [Conf ] Daniel A. Jiménez Fast Path-Based Neural Branch Prediction. [Citation Graph (0, 0)][DBLP ] MICRO, 2003, pp:243-252 [Conf ] Daniel A. Jiménez , Stephen W. Keckler , Calvin Lin The impact of delay on the design of branch predictors. [Citation Graph (0, 0)][DBLP ] MICRO, 2000, pp:67-76 [Conf ] Daniel A. Jiménez Code placement for improving dynamic branch prediction accuracy. [Citation Graph (0, 0)][DBLP ] PLDI, 2005, pp:107-116 [Conf ] Daniel A. Jiménez Improved latency and accuracy for neural branch prediction. [Citation Graph (0, 0)][DBLP ] ACM Trans. Comput. Syst., 2005, v:23, n:2, pp:197-218 [Journal ] Daniel A. Jiménez , Calvin Lin Neural methods for dynamic branch prediction. [Citation Graph (0, 0)][DBLP ] ACM Trans. Comput. Syst., 2002, v:20, n:4, pp:369-397 [Journal ] Chunling Hu , Daniel A. Jiménez , Ulrich Kremer Efficient Program Power Behavior Characterization. [Citation Graph (0, 0)][DBLP ] HiPEAC, 2007, pp:183-197 [Conf ] A Flexible Heterogeneous Multi-Core Architecture. [Citation Graph (, )][DBLP ] A decoupled KILO-instruction processor. [Citation Graph (, )][DBLP ] A Two-Level Load/Store Queue Based on Execution Locality. [Citation Graph (, )][DBLP ] Low-power, high-performance analog neural branch prediction. [Citation Graph (, )][DBLP ] Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors. [Citation Graph (, )][DBLP ] Chained In-Order/Out-of-Order DoubleCore Architecture. [Citation Graph (, )][DBLP ] Search in 0.002secs, Finished in 0.002secs