The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yves Sorel: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Nicolas Pernet, Yves Sorel
    Optimized Implementation of Distributed Real-Time Embedded Systems Mixing Control and Data Processing. [Citation Graph (0, 0)][DBLP]
    CAINE, 2003, pp:216-220 [Conf]
  2. Michel Barreteau, Juliette Mattioli, Thierry Grandpierre, Christophe Lavarenne, Yves Sorel, Philippe Bonnot, Philippe Kajfasz
    PROMPT: a mapping environment for telecom applications on "system-on-a-chip". [Citation Graph (0, 0)][DBLP]
    CASES, 2000, pp:41-47 [Conf]
  3. Thierry Grandpierre, Christophe Lavarenne, Yves Sorel
    Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. [Citation Graph (0, 0)][DBLP]
    CODES, 1999, pp:74-78 [Conf]
  4. Arnaud Cuccuru, Robert de Simone, Thierry Saunier, Günther Siegel, Yves Sorel
    P2I: An Innovative MDA Methodology for Embedded Real-Time System. [Citation Graph (0, 0)][DBLP]
    DSD, 2005, pp:26-33 [Conf]
  5. Alain Girault, Hamoudi Kalla, Mihaela Sighireanu, Yves Sorel
    An Algorithm for Automatically Obtaining Distributed and Fault-Tolerant Static Schedules. [Citation Graph (0, 0)][DBLP]
    DSN, 2003, pp:159-0 [Conf]
  6. Linda Kaouane, Mohamed Akil, Thierry Grandpierre, Yves Sorel
    A Methodology to Implement Real-Time Applications on Reconfigurable Circuits. [Citation Graph (0, 0)][DBLP]
    Engineering of Reconfigurable Systems and Algorithms, 2003, pp:188-200 [Conf]
  7. Catalin Dima, Alain Girault, Yves Sorel
    Static Fault-Tolerant Real-Time Scheduling with "Pseudo-topological" Orders. [Citation Graph (0, 0)][DBLP]
    FORMATS/FTRTFT, 2004, pp:215-230 [Conf]
  8. Linda Kaouane, Mohamed Akil, Yves Sorel, Thierry Grandpierre
    From Algorithm Graph Specification to Automatic Synthesis of FPGA Circuit: A Seamless Flow of Graphs Transformations. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:934-943 [Conf]
  9. Pierre Niang, Thierry Grandpierre, Mohamed Akil, Yves Sorel
    AAA and SynDEx-Ic: A Methodology and a Software Framework for the Implementation of Real-Time Applications onto Reconfigurable Circuits. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:1119-1123 [Conf]
  10. Alain Girault, Christophe Lavarenne, Yves Sorel, Mihaela Sighireanu
    Fault-Tolerant Static Scheduling for Real-Time Distributed Embedded Systems. [Citation Graph (0, 0)][DBLP]
    ICDCS, 2001, pp:695-698 [Conf]
  11. Alain Girault, Hamoudi Kalla, Yves Sorel
    An Active Replication Scheme that Tolerates Failure in Distributed Embedded Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    DIPES, 2004, pp:83-92 [Conf]
  12. Alain Girault, Christophe Lavarenne, Mihaela Sighireanu, Yves Sorel
    Generation of Fault-Tolerant Static Scheduling for Real-Time Distributed Embedded Systems with Multi-Point Links. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2001, pp:125- [Conf]
  13. Thierry Grandpierre, Yves Sorel
    From Algorithm and Architecture Specifications to Automatic Generation of Distributed Real-Time Executives: a Seamless Flow of Graphs Transformations. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2003, pp:123-0 [Conf]
  14. Christophe Lavarenne, Yves Sorel
    Performance Optimization of Multiprocessor Real-Time Applications by Graphs Transformations. [Citation Graph (0, 0)][DBLP]
    PARCO, 1993, pp:445-452 [Conf]
  15. Tolga Ayav, Yves Sorel
    Feedback Control Static Scheduling for Real-Time Distributed Embedded Systems. [Citation Graph (0, 0)][DBLP]
    RTCSA, 2005, pp:173-176 [Conf]
  16. Albert Benveniste, Paul Le Guernic, Yves Sorel, Michel Sorine
    A Denotational Theory of Synchronous Reactive Systems [Citation Graph (0, 0)][DBLP]
    Inf. Comput., 1992, v:99, n:2, pp:192-230 [Journal]
  17. Linda Kaouane, Mohamed Akil, Thierry Grandpierre, Yves Sorel
    A Methodology to Implement Real-Time Applications onto Reconfigurable Circuits. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2004, v:30, n:3, pp:283-301 [Journal]
  18. Omar Kermia, Yves Sorel
    A rapid heuristic for scheduling non-preemptive dependent periodic tasks onto multiprocessor. [Citation Graph (0, 0)][DBLP]
    ISCA PDCS, 2007, pp:1-6 [Conf]
  19. Alain Girault, Hamoudi Kalla, Yves Sorel
    Transient Processor/Bus Fault Tolerance for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    DIPES, 2006, pp:135-144 [Conf]
  20. Patrick Meumeu Yomsi, Yves Sorel
    Non-Schedulability Conditions for Off-line Scheduling of Real-Time Systems Subject to Precedence and Strict Periodicity Constraints. [Citation Graph (0, 0)][DBLP]
    ETFA, 2006, pp:- [Conf]

  21. From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations. [Citation Graph (, )][DBLP]


  22. A methodology for improving software design lifecycle in embedded control systems. [Citation Graph (, )][DBLP]


  23. Extending Rate Monotonic Analysis with Exact Cost of Preemptions for Hard Real-Time Systems. [Citation Graph (, )][DBLP]


  24. Necessary and sufficient conditions for deterministic desynchronization. [Citation Graph (, )][DBLP]


  25. Clock-driven distributed real-time implementation of endochronous synchronous programs. [Citation Graph (, )][DBLP]


  26. Load Balancing and Efficient Memory Usage for Homogeneous Distributed Real-Time Embedded Systems. [Citation Graph (, )][DBLP]


  27. Off-Line Real-Time Fault-Tolerant Scheduling. [Citation Graph (, )][DBLP]


  28. Schedulability Analysis for Non-Preemptive Tasks under Strict Periodicity Constraints. [Citation Graph (, )][DBLP]


  29. Improving the Sensitivity of Deadlines with a Specific Asynchronous Scenario for Harmonic Periodic Tasks scheduled by FP. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002