The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Wei-Chung Hsu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wei-Chung Hsu, Howard Chen, Pen-Chung Yew, Dong-yuan Chen
    On the Predictability of Program Behavior Using Different Input Data Sets. [Citation Graph (0, 0)][DBLP]
    Interaction between Compilers and Computer Architectures, 2002, pp:45-0 [Conf]
  2. Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai
    A Compiler Framework for Recovery Code Generation in General Speculative Optimizations. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2004, pp:17-28 [Conf]
  3. Howard Chen, Jiwei Lu, Wei-Chung Hsu, Pen-Chung Yew
    Continuous Adaptive Object-Code Re-optimization Framework. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2004, pp:241-255 [Conf]
  4. Abhinav Das, Rao Fu, Antonia Zhai, Wei-Chung Hsu
    Issues and Support for Dynamic Register Allocation. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:351-358 [Conf]
  5. Rao Fu, Jiwei Lu, Antonia Zhai, Wei-Chung Hsu
    A Study of the Performance Potential for Dynamic Instruction Hints Selection. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2006, pp:67-80 [Conf]
  6. Tong Chen, Jin Lin, Xiaoru Dai, Wei-Chung Hsu, Pen-Chung Yew
    Data Dependence Profiling for Speculative Optimizations. [Citation Graph (0, 0)][DBLP]
    CC, 2004, pp:57-72 [Conf]
  7. Howard Chen, Wei-Chung Hsu, Dong-yuan Chen
    Dynamic Trace Selection Using Performance Monitoring Hardware Sampling. [Citation Graph (0, 0)][DBLP]
    CGO, 2003, pp:79-90 [Conf]
  8. Xiaoru Dai, Antonia Zhai, Wei-Chung Hsu, Pen-Chung Yew
    A General Compiler Framework for Speculative Optimizations Using Data Speculative Code Motion. [Citation Graph (0, 0)][DBLP]
    CGO, 2005, pp:280-290 [Conf]
  9. Abhinav Das, Jiwei Lu, Howard Chen, Jinpyo Kim, Pen-Chung Yew, Wei-Chung Hsu, Dong-yuan Chen
    Performance of Runtime Optimization on BLAST. [Citation Graph (0, 0)][DBLP]
    CGO, 2005, pp:86-96 [Conf]
  10. Abhinav Das, Jiwei Lu, Wei-Chung Hsu
    Region Monitoring for Local Phase Detection in Dynamic Optimization Systems. [Citation Graph (0, 0)][DBLP]
    CGO, 2006, pp:124-134 [Conf]
  11. Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew
    Speculative Register Promotion Using Advanced Load Address Table (ALAT). [Citation Graph (0, 0)][DBLP]
    CGO, 2003, pp:125-134 [Conf]
  12. Venkatesan Packirisamy, Shengyue Wang, Antonia Zhai, Wei-Chung Hsu, Pen-Chung Yew
    Supporting Speculative Multithreading on Simultaneous Multithreaded Processors. [Citation Graph (0, 0)][DBLP]
    HiPC, 2006, pp:148-158 [Conf]
  13. Jinpyo Kim, Sreekumar V. Kodakara, Wei-Chung Hsu, David J. Lilja, Pen-Chung Yew
    Dynamic Code Region (DCR) Based Program Phase Tracking and Prediction for Dynamic Optimizations. [Citation Graph (0, 0)][DBLP]
    HiPEAC, 2005, pp:203-217 [Conf]
  14. James R. Goodman, Wei-Chung Hsu
    Code scheduling and register allocation in large basic blocks. [Citation Graph (0, 0)][DBLP]
    ICS, 1988, pp:442-452 [Conf]
  15. James R. Goodman, Wei-Chung Hsu
    On the Use of Registers vs. Cache to Minimize Memory Traffic. [Citation Graph (0, 0)][DBLP]
    ISCA, 1986, pp:375-383 [Conf]
  16. Wei-Chung Hsu, James E. Smith
    Performance of Cached DRAM Organizations in Vector Supercomputers. [Citation Graph (0, 0)][DBLP]
    ISCA, 1993, pp:327-336 [Conf]
  17. Andrew R. Pleszkun, James R. Goodman, Wei-Chung Hsu, R. T. Joersz, George E. Bier, Philip J. Woest, P. B. Schechter
    WISQ: A Restartable Architecture Using Queues. [Citation Graph (0, 0)][DBLP]
    ISCA, 1987, pp:290-299 [Conf]
  18. Vatsa Santhanam, Edward H. Gornish, Wei-Chung Hsu
    Data Prefetching on the HP PA-8000. [Citation Graph (0, 0)][DBLP]
    ISCA, 1997, pp:264-273 [Conf]
  19. Sriram Vajapeyam, Gurindar S. Sohi, Wei-Chung Hsu
    An Empirical Study of the CRAY Y-MP Processor Using the Perfect Club Benchmarks. [Citation Graph (0, 0)][DBLP]
    ISCA, 1991, pp:170-179 [Conf]
  20. Tong Chen, Jin Lin, Wei-Chung Hsu, Pen-Chung Yew
    On the Impact of Naming Methods for Heap-Oriented Pointers in C Programs. [Citation Graph (0, 0)][DBLP]
    ISPAN, 2002, pp:251-0 [Conf]
  21. Tong Chen, Jin Lin, Wei-Chung Hsu, Pen-Chung Yew
    An Empirical Study on the Granularity of Pointer Analysis in C Programs. [Citation Graph (0, 0)][DBLP]
    LCPC, 2002, pp:157-171 [Conf]
  22. David A. Dunn, Wei-Chung Hsu
    Instruction Scheduling for the HP PA-8000. [Citation Graph (0, 0)][DBLP]
    MICRO, 1996, pp:298-307 [Conf]
  23. Jiwei Lu, Howard Chen, Rao Fu, Wei-Chung Hsu, Bobbie Othmer, Pen-Chung Yew, Dong-yuan Chen
    The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System. [Citation Graph (0, 0)][DBLP]
    MICRO, 2003, pp:180-190 [Conf]
  24. Jiwei Lu, Abhinav Das, Wei-Chung Hsu, Khoa Nguyen, Santosh G. Abraham
    Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor. [Citation Graph (0, 0)][DBLP]
    MICRO, 2005, pp:93-104 [Conf]
  25. Sriram Vajapeyam, Wei-Chung Hsu
    On the instruction-level characteristics of scalar code in highly-vectorized scientific applications. [Citation Graph (0, 0)][DBLP]
    MICRO, 1992, pp:20-28 [Conf]
  26. Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, Sun Chan
    A compiler framework for speculative analysis and optimizations. [Citation Graph (0, 0)][DBLP]
    PLDI, 2003, pp:289-299 [Conf]
  27. James E. Smith, Wei-Chung Hsu
    Prefetching in Supercomputer Instruction Caches. [Citation Graph (0, 0)][DBLP]
    SC, 1992, pp:588-597 [Conf]
  28. James E. Smith, Wei-Chung Hsu, Christopher C. Hsiung
    Future general purpose supercomputer architectures. [Citation Graph (0, 0)][DBLP]
    SC, 1990, pp:796-804 [Conf]
  29. Jiwei Lu, Howard Chen, Pen-Chung Yew, Wei-Chung Hsu
    Design and Implementation of a Lightweight Dynamic Optimization System. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2004, v:6, n:, pp:- [Journal]
  30. Sriram Vajapeyam, Wei-Chung Hsu
    Toward Effective Scalar Hardware for Highly Vectorizable Applications. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1993, v:19, n:3, pp:147-162 [Journal]
  31. Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, Sun Chan
    A compiler framework for speculative optimizations. [Citation Graph (0, 0)][DBLP]
    TACO, 2004, v:1, n:3, pp:247-271 [Journal]
  32. Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai
    Recovery code generation for general speculative optimizations. [Citation Graph (0, 0)][DBLP]
    TACO, 2006, v:3, n:1, pp:67-89 [Journal]
  33. Wei-Chung Hsu, James E. Smith
    A Performance Study of Instruction Cache Prefetching Methods. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1998, v:47, n:5, pp:497-508 [Journal]
  34. Wei-Chung Hsu, Charles N. Fischer, James R. Goodman
    On the Minimization of Loads/Stores in Local Register Allocation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 1989, v:15, n:10, pp:1252-1260 [Journal]
  35. Jinpyo Kim, Wei-Chung Hsu, Pen-Chung Yew, Sreekumar R. Nair, Robert Y. Geva
    Entropy-Based Profile Characterization and Classification for Automatic Profile Management. [Citation Graph (0, 0)][DBLP]
    Asia-Pacific Computer Systems Architecture Conference, 2007, pp:40-51 [Conf]
  36. Jinpyo Kim, Wei-Chung Hsu, Pen-Chung Yew
    COBRA: An Adaptive Runtime Binary Optimization Framework for Multithreaded Applications. [Citation Graph (0, 0)][DBLP]
    ICPP, 2007, pp:25- [Conf]

  37. An Evaluation of Misaligned Data Access Handling Mechanisms in Dynamic Binary Translation Systems. [Citation Graph (, )][DBLP]


  38. Dynamic performance tuning for speculative threads. [Citation Graph (, )][DBLP]


  39. Exploring speculative parallelism in SPEC2006. [Citation Graph (, )][DBLP]


  40. Reducing Code Size by Graph Coloring Register Allocation and Assignment Algorithm for Mixed-Width ISA Processor. [Citation Graph (, )][DBLP]


  41. CIM: A Reliable Metric for Evaluating Program Phase Classifications. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002