The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Roy Dz-Ching Ju: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yang Liu, Zhaoqing Zhang, Ruliang Qiao, Roy Dz-Ching Ju
    A Region-Based Compilation Infrastructure. [Citation Graph (0, 0)][DBLP]
    Interaction between Compilers and Computer Architectures, 2003, pp:75-84 [Conf]
  2. Roy Dz-Ching Ju, Kevin Nomura, Uma Mahadevan, Le-Chun Wu
    A Unified Compiler Framework for Control and Data Speculation. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2000, pp:157-168 [Conf]
  3. Dong-yuan Chen, Lixia Liu, Chen Fu, Shuxin Yang, Chengyong Wu, Roy Dz-Ching Ju
    Efficient Resource Management during Instruction Scheduling for the EPIC Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2003, pp:36-45 [Conf]
  4. Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai
    A Compiler Framework for Recovery Code Generation in General Speculative Optimizations. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2004, pp:17-28 [Conf]
  5. Uma Mahadevan, Kevin Nomura, Roy Dz-Ching Ju, Rick Hank
    Applying Data Speculation in Modulo Scheduled Loops. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2000, pp:169-178 [Conf]
  6. Ted Zhihong Yu, Edwin Hsing-Mean Sha, Nelson L. Passos, Roy Dz-Ching Ju
    Algorithm and Hardware Support for Branch Anticipation. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1997, pp:163-0 [Conf]
  7. Gwan-Hwan Hwang, Jenq Kuen Lee, Roy Dz-Ching Ju
    Array Operation Synthesis to Optimize HPF Programs. [Citation Graph (0, 0)][DBLP]
    ICPP, Vol. 3, 1996, pp:1-8 [Conf]
  8. Srikanth T. Srinivasan, Roy Dz-Ching Ju, Alvin R. Lebeck, Chris Wilkerson
    Locality vs. criticality. [Citation Graph (0, 0)][DBLP]
    ISCA, 2001, pp:132-143 [Conf]
  9. Yuan-Shin Hwang, Peng-Sheng Chen, Jenq Kuen Lee, Roy Dz-Ching Ju
    Probabilistic Points-to Analysis. [Citation Graph (0, 0)][DBLP]
    LCPC, 2001, pp:290-305 [Conf]
  10. Gwan-Hwan Hwang, Jenq Kuen Lee, Roy Dz-Ching Ju
    Integrating Automatic Data Alignment and Array Operation Synthesis to Optimize Data Parallel Programs. [Citation Graph (0, 0)][DBLP]
    LCPC, 1997, pp:412-415 [Conf]
  11. David M. Gillies, Roy Dz-Ching Ju, Richard Johnson, Michael S. Schlansker
    Global Predicate Analysis and Its Application to Register Allocation. [Citation Graph (0, 0)][DBLP]
    MICRO, 1996, pp:114-125 [Conf]
  12. Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, Sun Chan
    A compiler framework for speculative analysis and optimizations. [Citation Graph (0, 0)][DBLP]
    PLDI, 2003, pp:289-299 [Conf]
  13. A. V. S. Sastry, Roy Dz-Ching Ju
    A New Algorithm for Scalar Register Promotion based on SSA Form. [Citation Graph (0, 0)][DBLP]
    PLDI, 1998, pp:15-25 [Conf]
  14. Gwan-Hwan Hwang, Jenq Kuen Lee, Roy Dz-Ching Ju
    An Array Operation Synthesis Scheme to Optimize Fortran 90 Programs. [Citation Graph (0, 0)][DBLP]
    PPOPP, 1995, pp:112-122 [Conf]
  15. Peng-Sheng Chen, Ming-Yu Hung, Yuan-Shin Hwang, Roy Dz-Ching Ju, Jenq Kuen Lee
    Compiler support for speculative multithreading architecture with probabilistic points-to analysis. [Citation Graph (0, 0)][DBLP]
    PPOPP, 2003, pp:25-36 [Conf]
  16. Jens Knoop, Jean-Francois Collard, Roy Dz-Ching Ju
    Partial Redundancy Elimination on Predicated Code. [Citation Graph (0, 0)][DBLP]
    SAS, 2000, pp:260-279 [Conf]
  17. Vugranam C. Sreedhar, Roy Dz-Ching Ju, David M. Gillies, Vatsa Santhanam
    Translating Out of Static Single Assignment Form. [Citation Graph (0, 0)][DBLP]
    SAS, 1999, pp:194-210 [Conf]
  18. Dong-yuan Chen, Lixia Liu, Roy Dz-Ching Ju, Chen Fu, Shuxin Yang, Chengyong Wu
    Efficient Modeling of Itanium Architecture during Instruction Scheduling using Extended Finite State Automata. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2004, v:6, n:, pp:- [Journal]
  19. Gwan-Hwan Hwang, Jenq Kuen Lee, Roy Dz-Ching Ju
    Array Operation Synthesis to Optimize HPF Programs on Distributed Memory Machines. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 2001, v:61, n:4, pp:467-500 [Journal]
  20. Gwan-Hwan Hwang, Jenq Kuen Lee, Roy Dz-Ching Ju
    A Function-Composition Approach to Synthesize Fortran 90 Array Operations. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1998, v:54, n:1, pp:1-47 [Journal]
  21. Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai, Sun Chan
    A compiler framework for speculative optimizations. [Citation Graph (0, 0)][DBLP]
    TACO, 2004, v:1, n:3, pp:247-271 [Journal]
  22. Jin Lin, Wei-Chung Hsu, Pen-Chung Yew, Roy Dz-Ching Ju, Tin-Fook Ngai
    Recovery code generation for general speculative optimizations. [Citation Graph (0, 0)][DBLP]
    TACO, 2006, v:3, n:1, pp:67-89 [Journal]
  23. Gwan-Hwan Hwang, Cheng-Wei Chen, Jenq Kuen Lee, Roy Dz-Ching Ju
    Segmented Alignment: An Enhanced Model to Align Data Parallel Programs of HPF. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2003, v:25, n:1, pp:17-41 [Journal]
  24. Peng-Sheng Chen, Yuan-Shin Hwang, Roy Dz-Ching Ju, Jenq Kuen Lee
    Interprocedural Probabilistic Pointer Analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2004, v:15, n:10, pp:893-907 [Journal]
  25. Lixia Liu, Xiao-Feng Li, Michael Chen, Roy Dz-Ching Ju
    A Throughput-Driven Task Creation and Mapping for Network Processors. [Citation Graph (0, 0)][DBLP]
    HiPEAC, 2007, pp:227-241 [Conf]

Search in 0.218secs, Finished in 0.219secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002