The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Roberto Zafalon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Domenico Barretta, Gianluca Palermo, Mariagiovanna Sami, Roberto Zafalon
    Energy/Performance Evaluation of the Multithreaded Extension of a Multicluster VLIW Processor. [Citation Graph (0, 0)][DBLP]
    CAMP, 2005, pp:265-270 [Conf]
  2. Andrea Bona, Mariagiovanna Sami, Donatella Sciuto, Vittorio Zaccaria, Cristina Silvano, Roberto Zafalon
    Energy estimation and optimization of embedded VLIW processors based on instruction clustering. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:886-891 [Conf]
  3. Mauro Chinosi, Roberto Zafalon, Carlo Guardiani
    Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:562-567 [Conf]
  4. Andrea Bona, Mariagiovanna Sami, Donatella Sciuto, Vittorio Zaccaria, Cristina Silvano, Roberto Zafalon
    An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:1128- [Conf]
  5. Andrea Bona, Vittorio Zaccaria, Roberto Zafalon
    System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:318-323 [Conf]
  6. Mirko Loghi, Federico Angiolini, Davide Bertozzi, Luca Benini, Roberto Zafalon
    Analyzing On-Chip Communication in a MPSoC Environment. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:752-757 [Conf]
  7. Alberto Macii, Enrico Macii, Fabrizio Crudo, Roberto Zafalon
    A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10024-10029 [Conf]
  8. Enrico Macii, Massoud Pedram, Dirk Friebel, Robert C. Aitken, Antun Domic, Roberto Zafalon
    Low-power design tools: are EDA vendors taking this matter seriously? [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:1227- [Conf]
  9. Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon
    Exploiting data forwarding to reduce the power budget of VLIW embedded processors. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:252-257 [Conf]
  10. Matteo Monchiero, Gianluca Palermo, Mariagiovanna Sami, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon
    Power-aware branch prediction techniques: a compiler-hints based approach for VLIW processors. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:440-443 [Conf]
  11. Gianluca Palermo, Mariagiovanna Sami, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon
    Branch prediction techniques for low-power VLIW processors. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2003, pp:225-228 [Conf]
  12. Mauro Chinosi, Roberto Zafalon, Carlo Guardiani
    Automatic characterization and modeling of power consumption in static RAMs. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1998, pp:112-114 [Conf]
  13. Nicola Dragone, Roberto Zafalon, Carlo Guardiani, Cristina Silvano
    Power invariant vector compaction based on bit clustering and temporal partitioning. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1998, pp:118-120 [Conf]
  14. Rob A. Rutenbar, L. Richard Carley, Roberto Zafalon, Nicola Dragone
    Low-power technology mapping for mixed-swing logic. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:291-294 [Conf]
  15. Roberto Zafalon, Massimo Rossello, Enrico Macii, Massimo Poncino
    Power Macromodeling for a High Quality RT-Level Power Estimation. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:59-0 [Conf]
  16. Manuela Anton, Mauro Chinosi, Daniele Sirtori, Roberto Zafalon
    Architectural Design Space Exploration Achieved through Innovative RTL Power Estimation Techniques. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2000, pp:3-13 [Conf]
  17. Labros Bisdounis, Spyros Blionas, Enrico Macii, Spiridon Nikolaidis, Roberto Zafalon
    Energy-Aware System-on-Chip for 5 GHz Wireless LANs. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:166-176 [Conf]
  18. Andrea Bona, Vittorio Zaccaria, Roberto Zafalon
    Low Effort, High Accuracy Network-on-Chip Power Macro Modeling. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:541-552 [Conf]
  19. Lorenzo Salvemini, Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon
    A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    SAC, 2003, pp:672-678 [Conf]
  20. Matteo Monchiero, Gianluca Palermo, Mariagiovanna Sami, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon
    Low-power branch prediction techniques for VLIW architectures: a compiler-hints based approach. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:38, n:3, pp:515-524 [Journal]
  21. Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon
    Low-power data forwarding for VLIW embedded architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:5, pp:614-622 [Journal]
  22. Labros Bisdounis, Spyros Blionas, Enrico Macii, Spiridon Nikolaidis, Roberto Zafalon
    Implementation Strategy and Results of an Energy-Aware System-on-Chip for 5 GHz WLAN Applications. [Citation Graph (0, 0)][DBLP]
    J. Low Power Electronics, 2006, v:2, n:1, pp:18-26 [Journal]

  23. Panel: First commandment at least, do nothing well! [Citation Graph (, )][DBLP]


Search in 0.052secs, Finished in 0.054secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002