The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Lionel Lacassagne: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. J. Denoulet, Ghilès Mostafaoui, Lionel Lacassagne, Alain Mérigot
    Implementing Motion Markov Detection on General Purpose Processor and Associative Mesh. [Citation Graph (0, 0)][DBLP]
    CAMP, 2005, pp:288-293 [Conf]
  2. Jacques-Olivier Klein, Lionel Lacassagne, Hervé Mathias, Sebastien Moutault, Antoine Dupret
    Low Power Image Processing: Analog Versus Digital Comparison. [Citation Graph (0, 0)][DBLP]
    CAMP, 2005, pp:111-115 [Conf]
  3. Lionel Lacassagne, Daniel Etiemble, S. A. Ould Kablia
    16-bit Floating Point Instructions for Embedded Multimedia Applications. [Citation Graph (0, 0)][DBLP]
    CAMP, 2005, pp:198-203 [Conf]
  4. Daniel Etiemble, Samir Bouaziz, Lionel Lacassagne
    Customizing 16-bit FP Instructions on a NIOS II Processor for FPGA Image and Media Processing. [Citation Graph (0, 0)][DBLP]
    ESTImedia, 2005, pp:61-66 [Conf]
  5. Lionel Lacassagne, Maurice Milgram, Patrick Garda
    Motion Detection, Labeling, Data Association And Tracking, in Real-Time on RISC Computer. [Citation Graph (0, 0)][DBLP]
    ICIAP, 1999, pp:520-525 [Conf]
  6. Daniel Etiemble, Lionel Lacassagne
    16-Bit FP Sub-Word Parallelism to Facilitate Compiler Vectorization and Improve Performance of Image and Media Processing. [Citation Graph (0, 0)][DBLP]
    ICPP, 2004, pp:540-547 [Conf]
  7. Catherine Achard, Jean Devars, Lionel Lacassagne
    Object Image Retrieval with Image Compactness Vectors. [Citation Graph (0, 0)][DBLP]
    ICPR, 2000, pp:4271-4274 [Conf]
  8. Bertrand Granado, Lionel Lacassagne, Patrick Garda
    Can General Purpose Micro-processors Simulate Neural Networks in Real-Time? [Citation Graph (0, 0)][DBLP]
    IWANN (2), 1999, pp:21-29 [Conf]
  9. Tarik Saidani, Lionel Lacassagne, Samir Bouaziz, Taj Muhammad Khan
    Parallelization Strategies for the Points of Interests Algorithm on the Cell Processor. [Citation Graph (0, 0)][DBLP]
    ISPA, 2007, pp:104-112 [Conf]

  10. Algorithmic Skeletons within an Embedded Domain Specific Language for the CELL Processor. [Citation Graph (, )][DBLP]


  11. Adaptive Multiresolution for Low Power CMOS Image Sensor. [Citation Graph (, )][DBLP]


  12. Motion detection: Fast and robust algorithms for embedded systems. [Citation Graph (, )][DBLP]


  13. Light Speed Labeling for RISC architectures. [Citation Graph (, )][DBLP]


Search in 0.017secs, Finished in 0.018secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002