|
Search the dblp DataBase
Gaël Rouvroy:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Gilles Piret, François-Xavier Standaert, Gaël Rouvroy, Jean-Jacques Quisquater
On the Security of the DeKaRT Primitive. [Citation Graph (0, 0)][DBLP] CARDIS, 2004, pp:241-254 [Conf]
- François-Xavier Standaert, Gaël Rouvroy, Jean-Jacques Quisquater, Jean-Didier Legat
A Time-Memory Tradeoff Using Distinguished Points: New Analysis & FPGA Results. [Citation Graph (0, 0)][DBLP] CHES, 2002, pp:593-609 [Conf]
- François-Xavier Standaert, Gaël Rouvroy, Jean-Jacques Quisquater, Jean-Didier Legat
Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs. [Citation Graph (0, 0)][DBLP] CHES, 2003, pp:334-350 [Conf]
- Gaël Rouvroy, François-Xavier Standaert, Frédéric Lefèbvre, Jean-Jacques Quisquater, Benoit M. Macq, Jean-Didier Legat
Reconfigurable hardware solutions for the digital rights management of digital cinema. [Citation Graph (0, 0)][DBLP] Digital Rights Management Workshop, 2004, pp:40-53 [Conf]
- Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat
Design strategies and modified descriptions to optimize cipher FPGA implementations: fast and compact results for DES and triple-DES. [Citation Graph (0, 0)][DBLP] FPGA, 2003, pp:247- [Conf]
- François-Xavier Standaert, Gaël Rouvroy, Jean-Jacques Quisquater, Jean-Didier Legat
A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL. [Citation Graph (0, 0)][DBLP] FPGA, 2003, pp:216-224 [Conf]
- François Koeune, Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Pierre David, Jean-Didier Legat
An FPGA Implementation of the Linear Cryptanalysis. [Citation Graph (0, 0)][DBLP] FPL, 2002, pp:845-852 [Conf]
- Jean-Jacques Quisquater, François-Xavier Standaert, Gaël Rouvroy, Jean-Pierre David, Jean-Didier Legat
A Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation. [Citation Graph (0, 0)][DBLP] FPL, 2002, pp:780-789 [Conf]
- Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat
Design Strategies and Modified Descriptions to Optimize Cipher FPGA Implementations: Fast and Compact Results for DES and Triple-DES. [Citation Graph (0, 0)][DBLP] FPL, 2003, pp:181-193 [Conf]
- François-Xavier Standaert, Gilles Piret, Gaël Rouvroy, Jean-Jacques Quisquater, Jean-Didier Legat
ICEBERG : An Involutional Cipher Efficient for Block Encryption in Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP] FSE, 2004, pp:279-299 [Conf]
- Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat
Efficient FPGA Implementation of Block Cipher MISTY1. [Citation Graph (0, 0)][DBLP] IPDPS, 2003, pp:185- [Conf]
- Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat
Compact and Efficient Encryption/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications. [Citation Graph (0, 0)][DBLP] ITCC (2), 2004, pp:583-587 [Conf]
- François-Xavier Standaert, Frédéric Lefèbvre, Gaël Rouvroy, Benoit M. Macq, Jean-Jacques Quisquater, Jean-Didier Legat
Practical Evaluation of a Radial Soft Hash Algorithm. [Citation Graph (0, 0)][DBLP] ITCC (2), 2005, pp:89-94 [Conf]
- François-Xavier Standaert, Gilles Piret, Gaël Rouvroy, Jean-Jacques Quisquater
FPGA Implementations of the ICEBERG Block Cipher. [Citation Graph (0, 0)][DBLP] ITCC (1), 2005, pp:556-561 [Conf]
- François-Xavier Standaert, Gilles Piret, Gaël Rouvroy, Jean-Jacques Quisquater
FPGA implementations of the ICEBERG block cipher. [Citation Graph (0, 0)][DBLP] Integration, 2007, v:40, n:1, pp:20-27 [Journal]
- Gaël Rouvroy, François-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat
Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2003, v:52, n:4, pp:473-482 [Journal]
- François-Xavier Standaert, Gaël Rouvroy, Jean-Jacques Quisquater
FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks. [Citation Graph (0, 0)][DBLP] FPL, 2006, pp:1-4 [Conf]
- Antonin Descampe, F.-O. Devaux, Gaël Rouvroy, Jean-Didier Legat, Jean-Jacques Quisquater, Benoit M. Macq
A Flexible Hardware JPEG 2000 Decoder for Digital Cinema. [Citation Graph (0, 0)][DBLP] IEEE Trans. Circuits Syst. Video Techn., 2006, v:16, n:11, pp:1397-1410 [Journal]
Implementation of the AES-128 on Virtex-5 FPGAs. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.002secs
|