Search the dblp DataBase
Mahmut T. Kandemir: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
A Matrix-Based Approach to the Global Locality Optimization Problem. [Citation Graph (0, 0)][DBLP]
IEEE PACT, 1998, pp:306-313 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
On Reducing False Sharing while Improving Locality on Shared Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
IEEE PACT, 1999, pp:203-211 [Conf] - Mahmut T. Kandemir, J. Ramanujam
Data Relation Vectors: A New Abstraction for Data Optimizations. [Citation Graph (0, 0)][DBLP]
IEEE PACT, 2000, pp:227-236 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
Compiler Algorithms for Optimizing Locality and Parallelism on Shared and Distributed Memory Machines. [Citation Graph (0, 0)][DBLP]
IEEE PACT, 1997, pp:236-0 [Conf] - Lin Li, Ismail Kadayif, Yuh-Fang Tsai, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Anand Sivasubramaniam
Leakage Energy Management in Cache Hierarchies. [Citation Graph (0, 0)][DBLP]
IEEE PACT, 2002, pp:131-140 [Conf] - Sri Hari Krishna Narayanan, Mahmut T. Kandemir, R. R. Brooks, Ibrahim Kolcu
Secure Execution of Computations in Untrusted Hosts. [Citation Graph (0, 0)][DBLP]
Ada-Europe, 2006, pp:106-118 [Conf] - Yuan Xie, Lin Li, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Reliability-Aware Co-Synthesis for Embedded Systems. [Citation Graph (0, 0)][DBLP]
ASAP, 2004, pp:41-50 [Conf] - G. Chen, Mahmut T. Kandemir
Optimizing embedded applications using programmer-inserted hints. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:157-160 [Conf] - G. Chen, Mahmut T. Kandemir, Mary Jane Irwin, Gokhan Memik
Compiler-directed selective data protection against soft errors. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:713-716 [Conf] - Guilin Chen, Mahmut T. Kandemir, Feihui Li
Energy-aware computation duplication for improving reliability in embedded chip multiprocessors. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:134-139 [Conf] - Guilin Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Object duplication for improving reliability. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:140-145 [Conf] - Guangyu Chen, Feihui Li, Mahmut T. Kandemir, I. Demirkiran
Increasing FPGA resilience against soft errors using task duplication. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:924-927 [Conf] - John Conner, Yuan Xie, Mahmut T. Kandemir, Robert Dick, Greg M. Link
FD-HGAC: a hybrid heuristic/genetic algorithm hardware/software co-synthesis framework with fault detection. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:709-712 [Conf] - N. E. Crosbie, Mahmut T. Kandemir, Ibrahim Kolcu, J. Ramanujam, Alok N. Choudhary
Strategies for Improving Data Locality in Embedded Applications. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2002, pp:631-638 [Conf] - Victor M. DeLaLuz, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam, Ibrahim Kolcu
Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2002, pp:288-296 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen
Studying interactions between prefetching and cache line turnoff. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:545-548 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Feihui Li
Prefetching-aware cache line turnoff for saving leakage energy. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:182-187 [Conf] - Mahmut T. Kandemir, Guangyu Chen, Feihui Li
Maximizing data reuse for minimizing memory space requirements and execution cycles. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:808-813 [Conf] - Mahmut T. Kandemir, Guangyu Chen, Feihui Li, I. Demirkiran
Using data replication to reduce communication energy on chip multiprocessors. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:769-772 [Conf] - Sri Hari Krishna Narayanan, Seung Woo Son, Mahmut T. Kandemir, Feihui Li
Using loop invariants to fight soft errors in data caches. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:1317-1320 [Conf] - J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahmut T. Kandemir
A Heuristic for Clock Selection in High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2002, pp:414-419 [Conf] - J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, Mahmut T. Kandemir
Address Code and Arithmetic Optimizations for Embedded Systems. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2002, pp:619-624 [Conf] - Ozcan Ozturk, Guangyu Chen, Mahmut T. Kandemir, Ibrahim Kolcu
Compiler-Guided data compression for reducing memory consumption of embedded applications. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:814-819 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, G. Chen, Mary Jane Irwin, Mustafa Karaköy
Customized on-chip memories for embedded chip multiprocessors. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2005, pp:743-748 [Conf] - Ozcan Ozturk, Feng Wang 0004, Mahmut T. Kandemir, Yuan Xie
Optimal topology exploration for application-specific 3D architectures. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:390-395 [Conf] - Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, Feihui Li
Energy savings through embedded processing on disk system. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:128-133 [Conf] - Priya Unnikrishnan, Mahmut T. Kandemir, Feihui Li
Reducing dynamic compilation overhead by overlapping compilation and execution. [Citation Graph (0, 0)][DBLP]
ASP-DAC, 2006, pp:929-934 [Conf] - Feihui Li, Guangyu Chen, Mahmut T. Kandemir, Mary Jane Irwin
Compiler-directed proactive power management for networks. [Citation Graph (0, 0)][DBLP]
CASES, 2005, pp:137-146 [Conf] - Guangyu Chen, Mahmut T. Kandemir
Verifiable annotations for embedded java environments. [Citation Graph (0, 0)][DBLP]
CASES, 2005, pp:105-114 [Conf] - Guilin Chen, Mahmut T. Kandemir, Hendra Saputra, Mary Jane Irwin
Exploiting bank locality in multi-bank memories. [Citation Graph (0, 0)][DBLP]
CASES, 2003, pp:287-297 [Conf] - Victor Delaluz, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Energy-oriented compiler optimizations for partitioned memory architectures. [Citation Graph (0, 0)][DBLP]
CASES, 2000, pp:138-147 [Conf] - Jayaprakash Pisharath, Alok N. Choudhary, Mahmut T. Kandemir
Reducing energy consumption of queries in memory-resident database systems. [Citation Graph (0, 0)][DBLP]
CASES, 2004, pp:35-45 [Conf] - Mahmut T. Kandemir, Ismail Kadayif, Alok N. Choudhary, Joseph Zambreno
Optimizing inter-nest data locality. [Citation Graph (0, 0)][DBLP]
CASES, 2002, pp:127-135 [Conf] - Mahmut T. Kandemir, Ozcan Ozturk, Mustafa Karaköy
Dynamic on-chip memory management for chip multiprocessors. [Citation Graph (0, 0)][DBLP]
CASES, 2004, pp:14-23 [Conf] - Hyun Suk Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Energy-efficient instruction cache using page-based placement. [Citation Graph (0, 0)][DBLP]
CASES, 2001, pp:229-237 [Conf] - Wei Zhang 0002, Mahmut T. Kandemir, Anand Sivasubramaniam, Mary Jane Irwin
Performance, energy, and reliability tradeoffs in replicating hot cache lines. [Citation Graph (0, 0)][DBLP]
CASES, 2003, pp:309-317 [Conf] - Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, J. Ramanujam
Address Register Assignment for Reducing Code Size. [Citation Graph (0, 0)][DBLP]
CC, 2003, pp:273-289 [Conf] - Mahmut T. Kandemir, Ibrahim Kolcu, Ismail Kadayif
Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems. [Citation Graph (0, 0)][DBLP]
CC, 2002, pp:276-292 [Conf] - Mahmut T. Kandemir
Array Unification: A Locality Optimization Technique. [Citation Graph (0, 0)][DBLP]
CC, 2001, pp:259-273 [Conf] - Feihui Li, Guilin Chen, Mahmut T. Kandemir, R. R. Brooks
A Compiler-Based Approach to Data Security. [Citation Graph (0, 0)][DBLP]
CC, 2005, pp:188-203 [Conf] - Murali Vilayannur, Anand Sivasubramaniam, Mahmut T. Kandemir, Rajeev Thakur, Robert B. Ross
Discretionary Caching for I/O on Clusters. [Citation Graph (0, 0)][DBLP]
CCGRID, 2003, pp:96-103 [Conf] - Seung Woo Son, Mahmut T. Kandemir
Integrated Data Reorganization and Disk Mapping for Reducing Disk Energy Consumption. [Citation Graph (0, 0)][DBLP]
CCGRID, 2007, pp:557-564 [Conf] - Suleyman Tosun, Mahmut T. Kandemir, Hakduran Koc
Using Task Recomputation During Application Mapping in Parallel Embedded Architectures. [Citation Graph (0, 0)][DBLP]
CDES, 2006, pp:29-35 [Conf] - Ozcan Ozturk, Guangyu Chen, Mahmut T. Kandemir
Multi-compilation: capturing interactions among concurrently-executing applications. [Citation Graph (0, 0)][DBLP]
Conf. Computing Frontiers, 2006, pp:157-170 [Conf] - Seung Woo Son, Mahmut T. Kandemir
Energy-aware data prefetching for multi-speed disks. [Citation Graph (0, 0)][DBLP]
Conf. Computing Frontiers, 2006, pp:105-114 [Conf] - Ozcan Ozturk, Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
Compiler-Directed Variable Latency Aware SPM Management to CopeWith Timing Problems. [Citation Graph (0, 0)][DBLP]
CGO, 2007, pp:232-243 [Conf] - Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
A Compiler-Guided Approach for Reducing Disk Power Consumption by Exploiting Disk Access Locality. [Citation Graph (0, 0)][DBLP]
CGO, 2006, pp:256-268 [Conf] - Guilin Chen, Mahmut T. Kandemir
Optimizing Address Code Generation for Array-Intensive DSP Applications. [Citation Graph (0, 0)][DBLP]
CGO, 2005, pp:141-152 [Conf] - Jayaprakash Pisharath, Alok N. Choudhary, Mahmut T. Kandemir
Energy management schemes for memory-resident database systems. [Citation Graph (0, 0)][DBLP]
CIKM, 2004, pp:218-227 [Conf] - Murali Vilayannur, Mahmut T. Kandemir, Anand Sivasubramaniam
Kernel-Level Caching for Optimizing I/O by Exploiting Inter-Application Data Sharing. [Citation Graph (0, 0)][DBLP]
CLUSTER, 2002, pp:425-0 [Conf] - Guangyu Chen, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Mario Wolczko
Tracking object life cycle for leakage energy optimization. [Citation Graph (0, 0)][DBLP]
CODES+ISSS, 2003, pp:213-218 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Wayne Wolf
Energy savings through compression in embedded Java environments. [Citation Graph (0, 0)][DBLP]
CODES, 2002, pp:163-168 [Conf] - Guilin Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Anand Sivasubramaniam, Mary Jane Irwin
Analyzing heap error behavior in embedded JVM environments. [Citation Graph (0, 0)][DBLP]
CODES+ISSS, 2004, pp:230-235 [Conf] - Ananth Hegde, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
VL-CDRAM: variable line sized cached DRAMs. [Citation Graph (0, 0)][DBLP]
CODES+ISSS, 2003, pp:132-137 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Ibrahim Kolcu, Guangyu Chen
Locality-conscious process scheduling in embedded systems. [Citation Graph (0, 0)][DBLP]
CODES, 2002, pp:193-198 [Conf] - Mahmut T. Kandemir, Ismail Kadayif
Compiler-directed selection of dynamic memory layouts. [Citation Graph (0, 0)][DBLP]
CODES, 2001, pp:219-224 [Conf] - Mahmut T. Kandemir, Ismail Kadayif, Guilin Chen
Compiler-directed code restructuring for reducing data TLB energy. [Citation Graph (0, 0)][DBLP]
CODES+ISSS, 2004, pp:98-103 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin
Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression. [Citation Graph (0, 0)][DBLP]
CODES+ISSS, 2005, pp:87-92 [Conf] - Guangyu Chen, Mahmut T. Kandemir
Improving java virtual machine reliability for memory-constrained embedded systems. [Citation Graph (0, 0)][DBLP]
DAC, 2005, pp:690-695 [Conf] - Victor Delaluz, Anand Sivasubramaniam, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Scheduler-based DRAM energy management. [Citation Graph (0, 0)][DBLP]
DAC, 2002, pp:697-702 [Conf] - Feihui Li, Mahmut T. Kandemir
Locality-conscious workload assignment for array-based computations in MPSOC architectures. [Citation Graph (0, 0)][DBLP]
DAC, 2005, pp:95-100 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Mustafa Karaköy
An energy saving strategy based on adaptive loop parallelization. [Citation Graph (0, 0)][DBLP]
DAC, 2002, pp:195-200 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Ugur Sezer
An integer linear programming based approach for parallelizing applications in On-chip multiprocessors. [Citation Graph (0, 0)][DBLP]
DAC, 2002, pp:703-708 [Conf] - Mahmut T. Kandemir
LODS: locality-oriented dynamic scheduling for on-chip multiprocessors. [Citation Graph (0, 0)][DBLP]
DAC, 2004, pp:125-128 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary
Compiler-directed scratch pad memory hierarchy design and management. [Citation Graph (0, 0)][DBLP]
DAC, 2002, pp:628-633 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
Exploiting shared scratch pad memory space in embedded multiprocessor systems. [Citation Graph (0, 0)][DBLP]
DAC, 2002, pp:219-224 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, Amisha Parikh
Dynamic Management of Scratch-Pad Memory Space. [Citation Graph (0, 0)][DBLP]
DAC, 2001, pp:690-695 [Conf] - Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Wu Ye
Influence of compiler optimizations on system power. [Citation Graph (0, 0)][DBLP]
DAC, 2000, pp:304-307 [Conf] - Victor De La Luz, Mahmut T. Kandemir, Ibrahim Kolcu
Automatic data migration for reducing energy consumption in multi-bank memory systems. [Citation Graph (0, 0)][DBLP]
DAC, 2002, pp:213-218 [Conf] - Ozcan Ozturk, Guilin Chen, Mahmut T. Kandemir
Optimizing code parallelization through a constraint network based approach. [Citation Graph (0, 0)][DBLP]
DAC, 2006, pp:863-688 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, I. Demirkiran, Guangyu Chen, Mary Jane Irwin
Data compression for improving SPM behavior. [Citation Graph (0, 0)][DBLP]
DAC, 2004, pp:401-406 [Conf] - J. Ramanujam, Jinpyo Hong, Mahmut T. Kandemir, Amit Narayan
Reducing Memory Requirements of Nested Loops for Embedded Systems. [Citation Graph (0, 0)][DBLP]
DAC, 2001, pp:359-364 [Conf] - Wu Ye, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
The design and use of simplepower: a cycle-accurate energy estimation tool. [Citation Graph (0, 0)][DBLP]
DAC, 2000, pp:340-345 [Conf] - Wei Zhang 0002, Guangyu Chen, Mahmut T. Kandemir, Mustafa Karaköy
Interprocedural optimizations for improving data cache performance of array-intensive embedded applications. [Citation Graph (0, 0)][DBLP]
DAC, 2003, pp:887-892 [Conf] - Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
A Constraint Network Based Approach to Memory Layout Optimization. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:1156-1161 [Conf] - Guilin Chen, Mahmut T. Kandemir, Ugur Sezer
Configuration-Sensitive Process Scheduling for FPGA-Based Computing Platforms. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:486-493 [Conf] - Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir, Mustafa Karaköy
Dynamic scratch-pad memory management for irregular array access patterns. [Citation Graph (0, 0)][DBLP]
DATE, 2006, pp:931-936 [Conf] - Jie S. Hu, Feihui Li, Vijay Degalahal, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Compiler-Directed Instruction Duplication for Soft Error Detection. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:1056-1057 [Conf] - Jie S. Hu, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Power-Efficient Trace Caches. [Citation Graph (0, 0)][DBLP]
DATE, 2002, pp:1091- [Conf] - Jie S. Hu, Narayanan Vijaykrishnan, Soontae Kim, Mahmut T. Kandemir, Mary Jane Irwin
Scheduling Reusable Instructions for Power Reduction. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:148-155 [Conf] - Wei-Lun Hung, Yuan Xie, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Thermal-Aware Task Allocation and Scheduling for Embedded Systems. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:898-899 [Conf] - Ismail Kadayif, Mahmut T. Kandemir
Tuning In-Sensor Data Filtering to Reduce Energy Consumption in Wireless Sensor Networks. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:852-857 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Ibrahim Kolcu
Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:1158-1163 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam
EAC: A Compiler Framework for High-Level Energy Estimation and Optimization. [Citation Graph (0, 0)][DBLP]
DATE, 2002, pp:436-442 [Conf] - Mahmut T. Kandemir
A Compiler-Based Approach for Improving Intra-Iteration Data Reuse. [Citation Graph (0, 0)][DBLP]
DATE, 2002, pp:984-991 [Conf] - Mahmut T. Kandemir
Impact of Data Transformations on Memory Bank Locality. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:506-511 [Conf] - Mahmut T. Kandemir, Guilin Chen
Locality-Aware Process Scheduling for Embedded MPSoCs. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:870-875 [Conf] - Mahmut T. Kandemir, Guangyu Chen, Feihui Li, Mary Jane Irwin, Ibrahim Kolcu
Activity clustering for leakage management in SPMs. [Citation Graph (0, 0)][DBLP]
DATE, 2006, pp:696-697 [Conf] - Mahmut T. Kandemir, Guangyu Chen, Wei Zhang 0002, Ibrahim Kolcu
Data Space Oriented Scheduling in Embedded Systems. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:10416-10421 [Conf] - Mahmut T. Kandemir, Ibrahim Kolcu
Reducing Cache Access Energy in Array-Intensive Application. [Citation Graph (0, 0)][DBLP]
DATE, 2002, pp:1092- [Conf] - Mahmut T. Kandemir, Ibrahim Kolcu, Wei Zhang 0002
Implementation and Evaluation of an On-Demand Parameter-Passing Strategy for Reducing Energy. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:11058-11063 [Conf] - Mahmut T. Kandemir, Feihui Li, Guilin Chen, Guangyu Chen, Ozcan Ozturk
Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:1026-1031 [Conf] - Mahmut T. Kandemir, Wei Zhang 0002, Mustafa Karaköy
Runtime Code Parallelization for On-Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:10510-10515 [Conf] - Lin Li, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
A Crosstalk Aware Interconnect with Variable Cycle Transmission. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:102-107 [Conf] - Victor De La Luz, Mahmut T. Kandemir, Ismail Kadayif, Ugur Sezer
Generalized Data Transformations for Enhancing Cache Behavior. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:10906-10911 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhary, Ismail Kadayif
An Integrated Approach for Improving Cache Behavior. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:10796-10801 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Ozcan Ozturk
Increasing Register File Immunity to Transient Errors. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:586-591 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir
Nonuniform Banking for Reducing Memory Energy Consumption. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:814-819 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin
BB-GC: Basic-Block Level Garbage Collection. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:1032-1037 [Conf] - Ozcan Ozturk, Hendra Saputra, Mahmut T. Kandemir, Ibrahim Kolcu
Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:882-887 [Conf] - Jayaprakash Pisharath, Alok N. Choudhary, Mahmut T. Kandemir
Data Windows: A Data-Centric Approach for Query Execution in Memory-Resident Databases. [Citation Graph (0, 0)][DBLP]
DATE, 2004, pp:1352-1353 [Conf] - Hendra Saputra, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, R. R. Brooks, Soontae Kim, Wei Zhang 0002
Masking the Energy Behavior of DES Encryption. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:10084-10089 [Conf] - Suleyman Tosun, Nazanin Mansouri, Ercument Arvas, Mahmut T. Kandemir, Yuan Xie
Reliability-Centric High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
DATE, 2005, pp:1258-1263 [Conf] - Liping Xue, Ozcan Ozturk, Feihui Li, Mahmut T. Kandemir, Ibrahim Kolcu
Dynamic partitioning of processing and memory resources in embedded MPSoC architectures. [Citation Graph (0, 0)][DBLP]
DATE, 2006, pp:690-695 [Conf] - Wei Zhang 0002, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Vivek De
Compiler Support for Reducing Leakage Energy Consumption. [Citation Graph (0, 0)][DBLP]
DATE, 2003, pp:11146-11147 [Conf] - Guangyu Chen, Ismail Kadayif, Wei Zhang 0002, Mahmut T. Kandemir, Ibrahim Kolcu, Ugur Sezer
Compiler-Directed Management of Instruction Accesses. [Citation Graph (0, 0)][DBLP]
DSD, 2003, pp:459-462 [Conf] - Lin Li, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Ismail Kadayif
CCC: Crossbar Connected Caches for Reducing Energy Consumption of On-Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
DSD, 2003, pp:41-49 [Conf] - Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
A Data-Centric Approach to Checksum Reuse for Array-Intensive Applications. [Citation Graph (0, 0)][DBLP]
DSN, 2005, pp:316-325 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Ibrahim Kolcu
Memory-Conscious Reliable Execution on Embedded Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
DSN, 2006, pp:13-22 [Conf] - Wei Zhang 0002, Sudhanva Gurumurthi, Mahmut T. Kandemir, Anand Sivasubramaniam
ICR: In-Cache Replication for Enhancing Data Cache Reliability. [Citation Graph (0, 0)][DBLP]
DSN, 2003, pp:291-0 [Conf] - Feihui Li, Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
Exploiting last idle periods of links for network power management. [Citation Graph (0, 0)][DBLP]
EMSOFT, 2005, pp:134-137 [Conf] - Victor De La Luz, Mahmut T. Kandemir, Guangyu Chen, Ibrahim Kolcu
Energy-Conscious Memory Allocation and Deallocation for Pointer-Intensive Applications. [Citation Graph (0, 0)][DBLP]
EMSOFT, 2003, pp:156-172 [Conf] - Guilin Chen, Mahmut T. Kandemir
Optimizing inter-processor data locality on embedded chip multiprocessors. [Citation Graph (0, 0)][DBLP]
EMSOFT, 2005, pp:227-236 [Conf] - Joseph Zambreno, Mahmut T. Kandemir, Alok N. Choudhary
Enhancing Compiler Techniques for Memory Energy Optimizations. [Citation Graph (0, 0)][DBLP]
EMSOFT, 2002, pp:364-381 [Conf] - Mahmut T. Kandemir
Data Space Oriented Tiling. [Citation Graph (0, 0)][DBLP]
ESOP, 2002, pp:178-193 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Alok N. Choudhary, Ibrahim Kolcu
Exploiting On-Chip Data Transfers for Improving Performance of Chip-Scale Multiprocessors. [Citation Graph (0, 0)][DBLP]
Euro-Par, 2003, pp:271-278 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Alok N. Choudhary, Mustafa Karaköy
An Energy-Oriented Evaluation of Communication Optimizations for Microcensor Networks. [Citation Graph (0, 0)][DBLP]
Euro-Par, 2003, pp:279-286 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, I. Demirkiran
Compiler-Guided Code Restructuring for Improving Instruction TLB Energy Behavior. [Citation Graph (0, 0)][DBLP]
Euro-Par, 2004, pp:304-309 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
I/O-Conscious Tiling for Disk-Resident Data Sets. [Citation Graph (0, 0)][DBLP]
Euro-Par, 1999, pp:430-439 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Nagaraj Shenoy, Prithviraj Banerjee
Enhancing Spatial Locality via Data Layout Optimizations. [Citation Graph (0, 0)][DBLP]
Euro-Par, 1998, pp:422-434 [Conf] - Mahmut T. Kandemir, Ozcan Ozturk, Mary Jane Irwin, Ibrahim Kolcu
Using Data Compression to Increase Energy Savings in Multi-bank Memories. [Citation Graph (0, 0)][DBLP]
Euro-Par, 2004, pp:310-317 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
Optimization of Out-of-Core Computations Using Chain Vectors. [Citation Graph (0, 0)][DBLP]
Euro-Par, 1997, pp:601-608 [Conf] - Victor De La Luz, Mahmut T. Kandemir, Anand Sivasubramaniam, Mary Jane Irwin
Exploring the Possibility of Operating in the Compressed Domain. [Citation Graph (0, 0)][DBLP]
Euro-Par, 2004, pp:507-515 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhary
Design and Evaluation of a Compiler-Directed Collective I/O Technique. [Citation Graph (0, 0)][DBLP]
Euro-Par, 2000, pp:1263-1272 [Conf] - Betül Demiröz, Haluk Topcuoglu, Mahmut T. Kandemir
A Hybrid Evolutionary Algorithm for Solving the Register Allocation Problem. [Citation Graph (0, 0)][DBLP]
EvoCOP, 2004, pp:62-71 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhary
Exploiting Inter-File Access Patterns Using Multi-Collective I/O. [Citation Graph (0, 0)][DBLP]
FAST, 2002, pp:245-258 [Conf] - Aman Gayasen, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Arif Rahman
Switch Box Architectures for Three-Dimensional FPGAs. [Citation Graph (0, 0)][DBLP]
FCCM, 2006, pp:335-336 [Conf] - Aman Gayasen, Yuh-Fang Tsai, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Tim Tuan
Reducing leakage energy in FPGAs using region-constrained placement. [Citation Graph (0, 0)][DBLP]
FPGA, 2004, pp:51-58 [Conf] - Aman Gayasen, K. Lee, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Tim Tuan
A Dual-VDD Low Power FPGA Architecture. [Citation Graph (0, 0)][DBLP]
FPL, 2004, pp:145-157 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Arindam Mallik
Load elimination for low-power embedded processors. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2005, pp:282-285 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir
Integer linear programming based energy optimization for banked DRAMs. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2005, pp:92-95 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir
Energy management in software-controlled multi-level memory hierarchies. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2005, pp:270-275 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin
Using data compression in an MPSoC architecture for improving performance. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2005, pp:353-356 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin, Ibrahim Kolcu
Tuning data replication for improving behavior of MPSoC applications. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2004, pp:170-173 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Seung Woo Son, Mustafa Karaköy
Selective code/data migration for reducing communication energy in embedded MpSoC architectures. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2006, pp:386-391 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Suleyman Tosun
An ILP based approach to address code generation for digital signal processors. [Citation Graph (0, 0)][DBLP]
ACM Great Lakes Symposium on VLSI, 2006, pp:37-42 [Conf] - Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
Improving Offset Assignment on Embedded Processors Using Transformations. [Citation Graph (0, 0)][DBLP]
HiPC, 2000, pp:367-374 [Conf] - Amisha Parikh, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Energy-Aware Instruction Scheduling. [Citation Graph (0, 0)][DBLP]
HiPC, 2000, pp:335-344 [Conf] - Sudhanva Gurumurthi, Anand Sivasubramaniam, Mary Jane Irwin, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Tao Li, Lizy Kurian John
Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach. [Citation Graph (0, 0)][DBLP]
HPCA, 2002, pp:141-150 [Conf] - Victor Delaluz, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Anand Sivasubramaniam, Mary Jane Irwin
DRAM Energy Management Using Software and Hardware Directed Power Mode Control. [Citation Graph (0, 0)][DBLP]
HPCA, 2001, pp:159-170 [Conf] - Guangyu Chen, R. Shetty, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Mario Wolczko
Tuning Garbage Collection in an Embedded Java Environment. [Citation Graph (0, 0)][DBLP]
HPCA, 2002, pp:92-0 [Conf] - Chun Liu, Anand Sivasubramaniam, Mahmut T. Kandemir
Organizing the Last Line of Defense before Hitting the Memory Wall for CMP. [Citation Graph (0, 0)][DBLP]
HPCA, 2004, pp:176-185 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
Restructuring I/O-Intensive Computations for Locality. [Citation Graph (0, 0)][DBLP]
HPCN Europe, 1999, pp:1097-1106 [Conf] - Alok N. Choudhary, Mahmut T. Kandemir, Harsha S. Nagesh, Jaechun No, Xiaohui Shen, Valerie E. Taylor, Sachin More, Rajeev Thakur
Data Management for Large-Scale Scientific Computations in High Performance Distributed Systems. [Citation Graph (0, 0)][DBLP]
HPDC, 1999, pp:- [Conf] - Guilin Chen, Mahmut T. Kandemir
Code restructuring for improving cache performance of MPSoCs. [Citation Graph (0, 0)][DBLP]
ICCAD, 2005, pp:271-274 [Conf] - Guilin Chen, Mahmut T. Kandemir
Runtime integrity checking for inter-object connections. [Citation Graph (0, 0)][DBLP]
ICCAD, 2005, pp:303-306 [Conf] - Guilin Chen, Mahmut T. Kandemir, A. Nadgir, Ugur Sezer
Array Composition and Decomposition for Optimizing Embedded Applications. [Citation Graph (0, 0)][DBLP]
ICCAD, 2003, pp:193-196 [Conf] - Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir, Ibrahim Kolcu
Integrating loop and data optimizations for locality within a constraint network based framework. [Citation Graph (0, 0)][DBLP]
ICCAD, 2005, pp:279-282 [Conf] - Mahmut T. Kandemir
2D data locality: definition, abstraction, and application. [Citation Graph (0, 0)][DBLP]
ICCAD, 2005, pp:275-278 [Conf] - Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, Ibrahim Kolcu
Banked scratch-pad memory management for reducing leakage energy consumption. [Citation Graph (0, 0)][DBLP]
ICCAD, 2004, pp:120-124 [Conf] - Mahmut T. Kandemir, Ugur Sezer, Victor Delaluz
Improving Memory Energy Using Access Pattern Classification. [Citation Graph (0, 0)][DBLP]
ICCAD, 2001, pp:201-206 [Conf] - Lin Li, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Adapative Error Protection for Energy Efficiency. [Citation Graph (0, 0)][DBLP]
ICCAD, 2003, pp:2-7 [Conf] - Feihui Li, Guilin Chen, Mahmut T. Kandemir
Compiler-directed voltage scaling on communication links for reducing power consumption. [Citation Graph (0, 0)][DBLP]
ICCAD, 2005, pp:456-460 [Conf] - Feihui Li, Guilin Chen, Mahmut T. Kandemir, Ibrahim Kolcu
Improving scratch-pad memory reliability through compiler-guided data block duplication. [Citation Graph (0, 0)][DBLP]
ICCAD, 2005, pp:1002-1005 [Conf] - Suresh Srinivasan, Aman Gayasen, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Yuan Xie, Mary Jane Irwin
Improving soft-error tolerance of FPGA configuration bits. [Citation Graph (0, 0)][DBLP]
ICCAD, 2004, pp:107-110 [Conf] - Priya Unnikrishnan, Guangyu Chen, Mahmut T. Kandemir, D. R. Mudgett
Dynamic compilation for energy adaptation. [Citation Graph (0, 0)][DBLP]
ICCAD, 2002, pp:158-163 [Conf] - Ozcan Ozturk, G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
Cache miss clustering for banked memory systems. [Citation Graph (0, 0)][DBLP]
ICCAD, 2006, pp:244-250 [Conf] - Victor Delaluz, Mahmut T. Kandemir, Anand Sivasubramaniam, Mary Jane Irwin, Narayanan Vijaykrishnan
Reducing dTLB Energy Through Dynamic Resizing. [Citation Graph (0, 0)][DBLP]
ICCD, 2003, pp:358-363 [Conf] - Hyun Suk Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
A Framework for Energy Estimation of VLIW Architecture. [Citation Graph (0, 0)][DBLP]
ICCD, 2001, pp:40-45 [Conf] - Sri Hari Krishna Narayanan, Guilin Chen, Mahmut T. Kandemir, Yuan Xie
Temperature-Sensitive Loop Parallelization for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
ICCD, 2005, pp:677-682 [Conf] - Samarjeet Singh Tomar, Hyun Suk Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Use of Local Memory for Efficient Java Execution. [Citation Graph (0, 0)][DBLP]
ICCD, 2001, pp:468-476 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin, Suleyman Tosun
Multi-Level On-Chip Memory Hierarchy Design for Embedded Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
ICPADS (1), 2006, pp:383-390 [Conf] - Liping Xue, Mahmut T. Kandemir, Guangyu Chen, Taylan Yemliha
SPM Conscious Loop Scheduling for Embedded Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
ICPADS (1), 2006, pp:391-400 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
A Framework for Interprocedural Locality Optimization Using Both Loop and Data Layout Transformations. [Citation Graph (0, 0)][DBLP]
ICPP, 1999, pp:95-102 [Conf] - Meenakshi A. Kandaswamy, Mahmut T. Kandemir, Alok N. Choudhary, David E. Bernholdt
Performance Implications of Architectural and Software Techniques on I/O-Intensive Applications. [Citation Graph (0, 0)][DBLP]
ICPP, 1998, pp:493-0 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
Compiler Optimizations for I/O-Intensive Computations. [Citation Graph (0, 0)][DBLP]
ICPP, 1999, pp:164-171 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
Improving the Performance of Out-of-Core Computations. [Citation Graph (0, 0)][DBLP]
ICPP, 1997, pp:128-136 [Conf] - Mahmut T. Kandemir, Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam, Alok N. Choudhary
Minimizing Data and Synchronization Costs in One-Way Communication. [Citation Graph (0, 0)][DBLP]
ICPP, 1998, pp:180-188 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhary
Design and Evaluation of Smart Disk Architecture for DSS Commercial Workloads. [Citation Graph (0, 0)][DBLP]
ICPP, 2000, pp:335-0 [Conf] - Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Eduard Ayguadé
An integer linear programming approach for optimizing cache locality. [Citation Graph (0, 0)][DBLP]
International Conference on Supercomputing, 1999, pp:500-509 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam
A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests. [Citation Graph (0, 0)][DBLP]
International Conference on Supercomputing, 1998, pp:69-76 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
A Compiler Algorithm for Optimizing Locality in Loop Nests. [Citation Graph (0, 0)][DBLP]
International Conference on Supercomputing, 1997, pp:269-276 [Conf] - Xiaohui Shen, Wei-keng Liao, Alok N. Choudhary, Gokhan Memik, Mahmut T. Kandemir, Sachin More, George K. Thiruvathukal, Arti Singh
A novel application development environment for large-scale scientific computations. [Citation Graph (0, 0)][DBLP]
ICS, 2000, pp:274-283 [Conf] - Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
Disk layout optimization for reducing energy consumption. [Citation Graph (0, 0)][DBLP]
ICS, 2005, pp:274-283 [Conf] - Wei Zhang 0002, Mustafa Karaköy, Mahmut T. Kandemir, Guangyu Chen
A compiler approach for reducing data cache energy. [Citation Graph (0, 0)][DBLP]
ICS, 2003, pp:76-85 [Conf] - Jayaprakash Pisharath, Alok N. Choudhary, Mahmut T. Kandemir
A Window-Based Approach to Retrieving Memory-Resident Data for Query Execution. [Citation Graph (0, 0)][DBLP]
IDEAS, 2004, pp:283-288 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Meenakshi A. Kandaswamy
A Unified Compiler Algorithm for Optimizing Locality, Parallelism and Communication in Out-of-core Computations. [Citation Graph (0, 0)][DBLP]
IOPADS, 1997, pp:79-92 [Conf] - R. Athavale, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Influence of Array Allocation Mechanisms on Memory System Energy. [Citation Graph (0, 0)][DBLP]
IPDPS, 2001, pp:3- [Conf] - Guilin Chen, Byung-Tae Kang, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Rajarathnam Chandramouli
Energy-Aware Compilation and Execution in Java-Enabled Mobile Devices. [Citation Graph (0, 0)][DBLP]
IPDPS, 2003, pp:34- [Conf] - Guilin Chen, Mahmut T. Kandemir, Suleyman Tosun, Ugur Sezer
Reliability-Conscious Process Scheduling under Performance Constraints in FPGA-Based Embedded Systems. [Citation Graph (0, 0)][DBLP]
IPDPS, 2005, pp:- [Conf] - Guangyu Chen, Konrad Malkowski, Mahmut T. Kandemir, Padma Raghavan
Reducing Power with Performance Constraints for Parallel Sparse Applications. [Citation Graph (0, 0)][DBLP]
IPDPS, 2005, pp:- [Conf] - Kenin Coloma, Alok N. Choudhary, Avery Ching, Wei-keng Liao, Seung Woo Son, Mahmut T. Kandemir, Lee Ward
Power and Performance in I/O for Scientific Applications. [Citation Graph (0, 0)][DBLP]
IPDPS, 2005, pp:- [Conf] - Sudhanva Gurumurthi, Ning An, Anand Sivasubramaniam, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Energy and Performance Considerations in Work Partitioning for Mobile Spatial Queries. [Citation Graph (0, 0)][DBLP]
IPDPS, 2003, pp:33- [Conf] - Mahmut T. Kandemir
Exploiting Memory Bank Locality in Multiprocessor SoC Architectures. [Citation Graph (0, 0)][DBLP]
IPDPS, 2004, pp:- [Conf] - Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Nagaraj Shenoy
A Generalized Framework for Global Communication Optimization. [Citation Graph (0, 0)][DBLP]
IPPS/SPDP, 1998, pp:69-73 [Conf] - Mahmut T. Kandemir, Rajesh Bordawekar, Alok N. Choudhary
Data Access Reorganizations in Compiling Out-of-Core Data Parallel Programs on Distributed Memory Machines. [Citation Graph (0, 0)][DBLP]
IPPS, 1997, pp:559-0 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary
Compiler-Directed I/O Optimization. [Citation Graph (0, 0)][DBLP]
IPDPS, 2002, pp:- [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
A Graph Based Framework to Detect Optimal Memory Layouts for Improving Data Locality. [Citation Graph (0, 0)][DBLP]
IPPS/SPDP, 1999, pp:738-743 [Conf] - Feihui Li, Mahmut T. Kandemir
Improving Performance of Java Applications Using a Coprocessor. [Citation Graph (0, 0)][DBLP]
IPDPS, 2004, pp:- [Conf] - Emanuele Lattanzi, Aman Gayasen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Luca Benini, Alessandro Bogliolo
Improving Java Performance Using Dynamic Method Migration on FPGAs. [Citation Graph (0, 0)][DBLP]
IPDPS, 2004, pp:- [Conf] - Feihui Li, Pyush Agrawal, Grace Eberhardt, Eren Manavoglu, Secil Ugurel, Mahmut T. Kandemir
Improving Memory Performance of Embedded Java Applications by Dynamic Layout Modifications. [Citation Graph (0, 0)][DBLP]
IPDPS, 2004, pp:- [Conf] - Chun Liu, Anand Sivasubramaniam, Mahmut T. Kandemir, Mary Jane Irwin
Exploiting Barriers to Optimize Power Consumption of CMPs. [Citation Graph (0, 0)][DBLP]
IPDPS, 2005, pp:- [Conf] - Anand Sivasubramaniam, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Designing Energy-Efficient Software. [Citation Graph (0, 0)][DBLP]
IPDPS, 2002, pp:- [Conf] - Seung Woo Son, Mahmut T. Kandemir, Alok N. Choudhary
Software-Directed Disk Power Management for Scientific Applications. [Citation Graph (0, 0)][DBLP]
IPDPS, 2005, pp:- [Conf] - E. J. Swankoski, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
A Parallel Architecture for Secure FPGA Symmetric Encryption. [Citation Graph (0, 0)][DBLP]
IPDPS, 2004, pp:- [Conf] - Chun Liu, Anand Sivasubramaniam, Mahmut T. Kandemir, Mary Jane Irwin
Enhancing L2 organization for CMPs with a center cell. [Citation Graph (0, 0)][DBLP]
IPDPS, 2006, pp:- [Conf] - Seung Woo Son, Konrad Malkowski, Guilin Chen, Mahmut T. Kandemir, Padma Raghavan
Integrated link/CPU voltage scaling for reducing energy consumption of parallel sparse matrix applications. [Citation Graph (0, 0)][DBLP]
IPDPS, 2006, pp:- [Conf] - Sudhanva Gurumurthi, Anand Sivasubramaniam, Mahmut T. Kandemir, Hubertus Franke
DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks. [Citation Graph (0, 0)][DBLP]
ISCA, 2003, pp:169-179 [Conf] - Feihui Li, Chrysostomos Nicopoulos, Thomas D. Richardson, Yuan Xie, Narayanan Vijaykrishnan, Mahmut T. Kandemir
Design and Management of 3D Chip Multiprocessors Using Network-in-Memory. [Citation Graph (0, 0)][DBLP]
ISCA, 2006, pp:130-141 [Conf] - Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Hyun Suk Kim, Wu Ye
Energy-driven integrated hardware-software optimizations using SimplePower. [Citation Graph (0, 0)][DBLP]
ISCA, 2000, pp:95-106 [Conf] - Suleyman Tosun, Nazanin Mansouri, Mahmut T. Kandemir, Ozcan Ozturk
An ILP Formulation for Task Scheduling on Heterogeneous Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
ISCIS, 2006, pp:267-276 [Conf] - Guangyu Chen, Mahmut T. Kandemir
Dataflow analysis for energy-efficient scratch-pad memory management. [Citation Graph (0, 0)][DBLP]
ISLPED, 2005, pp:327-330 [Conf] - G. Esakkimuthu, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Memory system energy (poster session): influence of hardware-software optimizations. [Citation Graph (0, 0)][DBLP]
ISLPED, 2000, pp:244-246 [Conf] - Jie S. Hu, A. Nadgir, Narayanan Vijaykrishnan, Mary Jane Irwin, Mahmut T. Kandemir
Exploiting program hotspots and code sequentiality for instruction cache leakage management. [Citation Graph (0, 0)][DBLP]
ISLPED, 2003, pp:402-407 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Ugur Sezer
Compiler support for block buffering. [Citation Graph (0, 0)][DBLP]
ISLPED, 2001, pp:76-79 [Conf] - Mahmut T. Kandemir, Seung Woo Son, Guangyu Chen
An evaluation of code and data optimizations in the context of disk power reduction. [Citation Graph (0, 0)][DBLP]
ISLPED, 2005, pp:209-214 [Conf] - Lin Li, Vijay Degalahal, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Soft error and energy consumption interactions: a data cache perspective. [Citation Graph (0, 0)][DBLP]
ISLPED, 2004, pp:132-137 [Conf] - Hyun Suk Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Erik Brockmeyer, Francky Catthoor, Mary Jane Irwin
Estimating influence of data layout optimizations on SDRAM energy consumption. [Citation Graph (0, 0)][DBLP]
ISLPED, 2003, pp:40-43 [Conf] - Soontae Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Anand Sivasubramaniam, Mary Jane Irwin, E. Geethanjali
Power-aware partitioned cache architectures. [Citation Graph (0, 0)][DBLP]
ISLPED, 2001, pp:64-67 [Conf] - Eun Jung Kim, Ki Hwan Yum, Greg M. Link, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Mazin S. Yousif, Chita R. Das
Energy optimization techniques in cluster interconnects. [Citation Graph (0, 0)][DBLP]
ISLPED, 2003, pp:459-464 [Conf] - Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
Power-aware code scheduling for clusters of active disks. [Citation Graph (0, 0)][DBLP]
ISLPED, 2005, pp:293-298 [Conf] - Mahmut T. Kandemir, Seung Woo Son
Reducing power through compiler-directed barrier synchronization elimination. [Citation Graph (0, 0)][DBLP]
ISLPED, 2006, pp:354-357 [Conf] - Hakduran Koc, Ozcan Ozturk, Mahmut T. Kandemir, Sri Hari Krishna Narayanan, Ehat Ercanli
Minimizing energy consumption of banked memories using data recomputation. [Citation Graph (0, 0)][DBLP]
ISLPED, 2006, pp:358-362 [Conf] - Sudhanva Gurumurthi, Jianyong Zhang, Anand Sivasubramaniam, Mahmut T. Kandemir, Hubertus Franke, Narayanan Vijaykrishnan, Mary Jane Irwin
Interplay of energy and performance for disk arrays running transaction processing workloads. [Citation Graph (0, 0)][DBLP]
ISPASS, 2003, pp:123-132 [Conf] - Ismail Kadayif, Partho Nath, Mahmut T. Kandemir, Anand Sivasubramaniam
Compiler-directed physical address generation for reducing dTLB power. [Citation Graph (0, 0)][DBLP]
ISPASS, 2004, pp:161-168 [Conf] - Sri Hari Krishna Narayanan, Mahmut T. Kandemir, Ozcan Ozturk
Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs. [Citation Graph (0, 0)][DBLP]
ISQED, 2006, pp:570-575 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir
Data Replication in Banked DRAMs for Reducing Energy Consumption. [Citation Graph (0, 0)][DBLP]
ISQED, 2006, pp:551-556 [Conf] - Ozcan Ozturk, Mahmut T. Kandemir, Ibrahim Kolcu
Shared Scratch-Pad Memory Space Management. [Citation Graph (0, 0)][DBLP]
ISQED, 2006, pp:576-584 [Conf] - Suleyman Tosun, Nazanin Mansouri, Ercument Arvas, Mahmut T. Kandemir, Yuan Xie, Wei-Lun Hung
Reliability-Centric Hardware/Software Co-Design. [Citation Graph (0, 0)][DBLP]
ISQED, 2005, pp:375-380 [Conf] - Suleyman Tosun, Ozcan Ozturk, Nazanin Mansouri, Ercument Arvas, Mahmut T. Kandemir, Yuan Xie, Wei-Lun Hung
An ILP Formulation for Reliability-Oriented High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
ISQED, 2005, pp:364-369 [Conf] - Mahmut T. Kandemir, Ismail Kadayif, Ugur Sezer
Exploiting scratch-pad memory using Presburger formulas. [Citation Graph (0, 0)][DBLP]
ISSS, 2001, pp:7-12 [Conf] - Jie S. Hu, Narayanan Vijaykrishnan, Mary Jane Irwin, Mahmut T. Kandemir
Using Dynamic Branch Behavior for Power-Efficient Instruction Fetch. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2003, pp:127-132 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Hardware-Software Co-Adaptation for Data-Intensive Embedded Applications. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2002, pp:20-25 [Conf] - Guilin Chen, Guangyu Chen, Ozcan Ozturk, Mahmut T. Kandemir
Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2005, pp:90-95 [Conf] - Feihui Li, Mahmut T. Kandemir
Increasing Data TLB Resilience to Transient Errors. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2005, pp:297-298 [Conf] - M. Pirretti, Greg M. Link, R. R. Brooks, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Fault Tolerant Algorithms for Network-On-Chip Interconnect. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2004, pp:46-51 [Conf] - Hendra Saputra, Ozcan Ozturk, Narayanan Vijaykrishnan, Mahmut T. Kandemir, R. R. Brooks
A Data-Driven Approach for Embedded Security. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2005, pp:104-109 [Conf] - Guangyu Chen, Feihui Li, Mahmut T. Kandemir, Ozcan Ozturk, I. Demirkiran
Compiler-Directed Management of Leakage Power in Software-Managed Memories. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2006, pp:450-451 [Conf] - Ozcan Ozturk, G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
An Integer Linear Programming Based Approach to Simultaneous Memory Space Partitioning and Data Allocation for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2006, pp:50-58 [Conf] - Feihui Li, Mahmut T. Kandemir, Ibrahim Kolcu
Exploiting Software Pipelining for Network-on-Chip architectures. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2006, pp:295-302 [Conf] - Feihui Li, Ozcan Ozturk, Guangyu Chen, Mahmut T. Kandemir, Ibrahim Kolcu
Leakage-Aware SPM Management. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2006, pp:393-398 [Conf] - Hakduran Koc, Suleyman Tosun, Ozcan Ozturk, Mahmut T. Kandemir
Reducing Memory Requirements through Task Recomputation in Embedded Multi-CPU Systems. [Citation Graph (0, 0)][DBLP]
ISVLSI, 2006, pp:448-449 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Field level analysis for heap space optimization in embedded java environments. [Citation Graph (0, 0)][DBLP]
ISMM, 2004, pp:131-142 [Conf] - Narayanan Vijaykrishnan, Mahmut T. Kandemir, Soontae Kim, Samarjeet Singh Tomar, Anand Sivasubramaniam, Mary Jane Irwin
Energy Behavior of Java Applications from the Memory Perspective. [Citation Graph (0, 0)][DBLP]
Java™ Virtual Machine Research and Technology Symposium, 2001, pp:207-220 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Mario Wolczko
Adaptive Garbage Collection for Battery-Operated Environments. [Citation Graph (0, 0)][DBLP]
Java™ Virtual Machine Research and Technology Symposium, 2002, pp:1-12 [Conf] - Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
Improving Offset Assignment for Embedded Processors. [Citation Graph (0, 0)][DBLP]
LCPC, 2000, pp:158-172 [Conf] - Guilin Chen, Mahmut T. Kandemir, A. Nadgir
Compiler-Based Code Partitioning for Intelligent Embedded Disk Processing. [Citation Graph (0, 0)][DBLP]
LCPC, 2003, pp:451-465 [Conf] - Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir
An ILP-Based Approach to Locality Optimization. [Citation Graph (0, 0)][DBLP]
LCPC, 2004, pp:149-163 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Alok N. Choudhary
A Hybrid Strategy Based on Data Distribution and Migration for Optimizing Memory Locality. [Citation Graph (0, 0)][DBLP]
LCPC, 2002, pp:111-125 [Conf] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary, Prithviraj Banerjee
A Loop Transformation Algorithm Based on Explicit Data Layout Representation for Optimizing Locality. [Citation Graph (0, 0)][DBLP]
LCPC, 1998, pp:34-50 [Conf] - Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Hyun Suk Kim
Experimental Evaluation of Energy Behavior of Iteration Space Tiling. [Citation Graph (0, 0)][DBLP]
LCPC, 2000, pp:142-157 [Conf] - Victor De La Luz, Mahmut T. Kandemir, Ugur Sezer
Improving Off-Chip Memory Energy Behavior in a Multi-processor, Multi-bank Environment. [Citation Graph (0, 0)][DBLP]
LCPC, 2001, pp:100-114 [Conf] - Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, Alok N. Choudhary
Dynamic Compilation for Reducing Energy Consumption of I/O-Intensive Applications. [Citation Graph (0, 0)][DBLP]
LCPC, 2005, pp:450-457 [Conf] - Mahmut T. Kandemir
A Collective I/O Scheme Based on Compiler Analysis. [Citation Graph (0, 0)][DBLP]
LCR, 2000, pp:1-15 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
Improving Locality in Out-of-Core Computations Using Data Layout Transformations. [Citation Graph (0, 0)][DBLP]
LCR, 1998, pp:359-366 [Conf] - Madhu Mutyam, Feihui Li, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Compiler-directed thermal management for VLIW functional units. [Citation Graph (0, 0)][DBLP]
LCTES, 2006, pp:163-172 [Conf] - Jie S. Hu, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Hendra Saputra, Wei Zhang 0002
Compiler-directed cache polymorphism. [Citation Graph (0, 0)][DBLP]
LCTES-SCOPES, 2002, pp:165-174 [Conf] - Ismail Kadayif, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, J. Ramanujam
Morphable Cache Architectures: Potential Benefits. [Citation Graph (0, 0)][DBLP]
LCTES/OM, 2001, pp:128-137 [Conf] - Mahmut T. Kandemir, Guangyu Chen, Ismail Kadayif
Compiling for memory emergency. [Citation Graph (0, 0)][DBLP]
LCTES, 2005, pp:213-221 [Conf] - Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Hyun Suk Kim
Towards Energy-Aware Iteration Space Tiling. [Citation Graph (0, 0)][DBLP]
LCTES, 2000, pp:211-215 [Conf] - Hyun Suk Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Adapting instruction level parallelism for optimizing leakage in VLIW architectures. [Citation Graph (0, 0)][DBLP]
LCTES, 2003, pp:275-283 [Conf] - Hendra Saputra, Guangyu Chen, R. R. Brooks, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Code protection for resource-constrained embedded devices. [Citation Graph (0, 0)][DBLP]
LCTES, 2004, pp:240-248 [Conf] - Hendra Saputra, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Jie S. Hu, Chung-Hsing Hsu, Ulrich Kremer
Energy-conscious compilation based on voltage scaling. [Citation Graph (0, 0)][DBLP]
LCTES-SCOPES, 2002, pp:2-11 [Conf] - K. Basu, Alok N. Choudhary, Jayaprakash Pisharath, Mahmut T. Kandemir
Power protocol: reducing power dissipation on off-chip data buses. [Citation Graph (0, 0)][DBLP]
MICRO, 2002, pp:345-355 [Conf] - Ismail Kadayif, Anand Sivasubramaniam, Mahmut T. Kandemir, Gokul B. Kandiraju, Guangyu Chen
Generating physical addresses directly for saving instruction TLB energy. [Citation Graph (0, 0)][DBLP]
MICRO, 2002, pp:185-196 [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
Improving Locality Using Loop and Data Transformations in an Integrated Framework. [Citation Graph (0, 0)][DBLP]
MICRO, 1998, pp:285-297 [Conf] - Wei Zhang 0002, Jie S. Hu, Vijay Degalahal, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Compiler-directed instruction cache leakage optimization. [Citation Graph (0, 0)][DBLP]
MICRO, 2002, pp:208-218 [Conf] - Wei Zhang 0002, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, David Duarte, Yuh-Fang Tsai
Exploiting VLIW schedule slacks for dynamic and leakage energy reduction. [Citation Graph (0, 0)][DBLP]
MICRO, 2001, pp:102-113 [Conf] - Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhary, Valerie E. Taylor
APRIL: A Run-Time Library for Tape-Resident Data. [Citation Graph (0, 0)][DBLP]
IEEE Symposium on Mass Storage Systems, 2000, pp:61-74 [Conf] - Steve C. Chiu, Alok N. Choudhary, Mahmut T. Kandemir
Fault Recovery Designs for Processor-Embedded Distributed Storage Architectures with I/O-Intensive DB Workloads. [Citation Graph (0, 0)][DBLP]
MSST, 2005, pp:278-285 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Bernd Mathiske, Mario Wolczko
Heap compression for memory-constrained Java environments. [Citation Graph (0, 0)][DBLP]
OOPSLA, 2003, pp:282-301 [Conf] - Ismail Kadayif, T. Chinoda, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam
vEC: virtual energy counters. [Citation Graph (0, 0)][DBLP]
PASTE, 2001, pp:28-31 [Conf] - Mary Jane Irwin, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Anand Sivasubramaniam
A Holistic Approach to System Level Energy Optimization. [Citation Graph (0, 0)][DBLP]
PATMOS, 2000, pp:88-107 [Conf] - Chun Liu, Anand Sivasubramaniam, Mahmut T. Kandemir
Optimizing Bus Energy Consumption of On-Chip Multiprocessors Using Frequent Values. [Citation Graph (0, 0)][DBLP]
PDP, 2004, pp:340-0 [Conf] - Murali Vilayannur, Robert B. Ross, Philip H. Carns, Rajeev Thakur, Anand Sivasubramaniam, Mahmut T. Kandemir
On the Performance of the POSIX I/O Interface to PVFS. [Citation Graph (0, 0)][DBLP]
PDP, 2004, pp:332-339 [Conf] - Guangyu Chen, Feihui Li, Mahmut T. Kandemir, Mary Jane Irwin
Reducing NoC energy consumption through compiler-directed channel voltage scaling. [Citation Graph (0, 0)][DBLP]
PLDI, 2006, pp:193-203 [Conf] - Guangyu Chen, Feihui Li, Mahmut T. Kandemir
Compiler-directed channel allocation for saving power in on-chip networks. [Citation Graph (0, 0)][DBLP]
POPL, 2006, pp:194-205 [Conf] - Mahmut T. Kandemir
A compiler technique for improving whole-program locality. [Citation Graph (0, 0)][DBLP]
POPL, 2001, pp:179-192 [Conf] - Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, Alok N. Choudhary
Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems. [Citation Graph (0, 0)][DBLP]
PPOPP, 2005, pp:174-185 [Conf] - Mahmut T. Kandemir, Rajesh Bordawekar, Alok N. Choudhary
I/O Optimizations for Compiling Out-of Core Programs on Distributed-Memory Machines. [Citation Graph (0, 0)][DBLP]
PPSC, 1997, pp:- [Conf] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
Improving Locality Using a Graph-Based Technique for Detecting Memory Layouts of Arrays. [Citation Graph (0, 0)][DBLP]
PPSC, 1999, pp:- [Conf] - Guilin Chen, Guangyu Chen, Ozcan Ozturk, Mahmut T. Kandemir
An Adaptive Locality-Conscious Process Scheduler for Embedded Systems. [Citation Graph (0, 0)][DBLP]
IEEE Real-Time and Embedded Technology and Applications Symposium, 2005, pp:354-364 [Conf] - Mahmut T. Kandemir
A dynamic locality optimization algorithm for linear algebra codes. [Citation Graph (0, 0)][DBLP]
SAC, 2001, pp:632-635 [Conf] - Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
Memory Space Conscious Loop Iteration Duplication for Reliable Execution. [Citation Graph (0, 0)][DBLP]
SAS, 2005, pp:52-69 [Conf] - Priya Unnikrishnan, Guangyu Chen, Mahmut T. Kandemir, Mustafa Karaköy, Ibrahim Kolcu
Loop Transformations for Reducing Data Space Requirements of Resource-Constrained Applications. [Citation Graph (0, 0)][DBLP]
SAS, 2003, pp:383-400 [Conf] - Ning An, Anand Sivasubramaniam, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Sudhanva Gurumurthi
Analyzing energy behavior of spatial access methods for memory-resident data. [Citation Graph (0, 0)][DBLP]
VLDB, 2001, pp:411-420 [Conf] - Victor Delaluz, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam, Ibrahim Kolcu
Compiler-Directed Array Interleaving for Reducing Energy in Multi-Bank Memories. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2002, pp:288-0 [Conf] - N. E. Crosbie, Mahmut T. Kandemir, Ibrahim Kolcu, J. Ramanujam, Alok N. Choudhary
Strategies for Improving Data Locality in Embedded Applications. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2002, pp:631-0 [Conf] - David Duarte, Narayanan Vijaykrishnan, Mary Jane Irwin, Mahmut T. Kandemir
Formulation and Validation of an Energy Dissipation Model for the Clock Generation Circuitry and Distribution Networks. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2001, pp:248-253 [Conf] - J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahmut T. Kandemir
A Heuristic for Clock Selection in High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2002, pp:414-419 [Conf] - J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, Mahmut T. Kandemir
Address Code and Arithmetic Optimizations for Embedded Systems. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2002, pp:619-624 [Conf] - U. Nagaraj Shenoy, Prithviraj Banerjee, Alok N. Choudhary, Mahmut T. Kandemir
Efficient Synthesis of Array Intensive Computations onto FPGA Based Accelerators. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2001, pp:305-310 [Conf] - Taylan Yemliha, Guangyu Chen, Ozcan Ozturk, Mahmut T. Kandemir, Vijay Degalahal
Compiler-Directed Code Restructuring for Operating with Compressed Arrays. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2007, pp:221-226 [Conf] - Feihui Li, Guilin Chen, Mahmut T. Kandemir, Ozcan Ozturk, Mustafa Karaköy, R. Ramanarayanan, Balaji Vaidyanathan
A Process Scheduler-Based Approach to NoC Power Management. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2007, pp:77-82 [Conf] - Liping Xue, Mahmut T. Kandemir, Guilin Chen, Feihui Li, Ozcan Ozturk, R. Ramanarayanan, Balaji Vaidyanathan
Locality-Aware Distributed Loop Scheduling for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2007, pp:251-258 [Conf] - Mahmut T. Kandemir, Ozcan Ozturk, Vijay Degalahal
Enhancing Locality in Two-Dimensional Space through Integrated Computation and Data Mappings. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2007, pp:227-232 [Conf] - Guangyu Chen, Mahmut T. Kandemir, Mary Jane Irwin
Exploiting frequent field values in java objects for reducing heap memory requirements. [Citation Graph (0, 0)][DBLP]
VEE, 2005, pp:68-78 [Conf] - Alok N. Choudhary, Mahmut T. Kandemir, Jaechun No, Gokhan Memik, Xiaohui Shen, Wei-keng Liao, Harsha S. Nagesh, Sachin More, Valerie E. Taylor, Rajeev Thakur, Rick L. Stevens
Data management for large-scale scientific computations in high performance distributed systems. [Citation Graph (0, 0)][DBLP]
Cluster Computing, 2000, v:3, n:1, pp:45-60 [Journal] - Murali Vilayannur, Anand Sivasubramaniam, Mahmut T. Kandemir, Rajeev Thakur, Robert B. Ross
Discretionary Caching for I/O on Clusters. [Citation Graph (0, 0)][DBLP]
Cluster Computing, 2006, v:9, n:1, pp:29-44 [Journal] - Sarita V. Adve, Doug Burger, Rudolf Eigenmann, Alasdair Rawsthorne, Michael D. Smith, Catherine H. Gebotys, Mahmut T. Kandemir, David J. Lilja, Alok N. Choudhary, Jesse Zhixi Fang, Pen-Chung Yew
Changing Interaction of Compiler and Architecture. [Citation Graph (0, 0)][DBLP]
IEEE Computer, 1997, v:30, n:12, pp:51-58 [Journal] - Sudhanva Gurumurthi, Anand Sivasubramaniam, Mahmut T. Kandemir, Hubertus Franke
Reducing Disk Power Consumption in Servers with DRPM. [Citation Graph (0, 0)][DBLP]
IEEE Computer, 2003, v:36, n:12, pp:59-66 [Journal] - Nam Sung Kim, Todd M. Austin, David Blaauw, Trevor N. Mudge, Krisztián Flautner, Jie S. Hu, Mary Jane Irwin, Mahmut T. Kandemir, Narayanan Vijaykrishnan
Leakage Current: Moore's Law Meets Static Power. [Citation Graph (0, 0)][DBLP]
IEEE Computer, 2003, v:36, n:12, pp:68-75 [Journal] - Guangyu Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Wayne Wolf
Using Memory Compression for Energy Reduction in an Embedded Java System. [Citation Graph (0, 0)][DBLP]
Journal of Circuits, Systems, and Computers, 2002, v:11, n:5, pp:537-556 [Journal] - Lin Li, Ismail Kadayif, Yuh-Fang Tsai, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Anand Sivasubramaniam
Managing Leakage Energy in Cache Hierarchies. [Citation Graph (0, 0)][DBLP]
J. Instruction-Level Parallelism, 2003, v:5, n:, pp:- [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Meenakshi A. Kandaswamy
Locality Optimization Algorithms for Compilation of Out-of-Core Codes. [Citation Graph (0, 0)][DBLP]
J. Inf. Sci. Eng., 1998, v:14, n:1, pp:107-138 [Journal] - Steve C. Chiu, Wei-keng Liao, Alok N. Choudhary, Mahmut T. Kandemir
Processor-embedded distributed smart disks for I/O-intensive workloads: architectures, performance models and evaluation. [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 2004, v:64, n:3, pp:427-446 [Journal] - Steve C. Chiu, Wei-keng Liao, Alok N. Choudhary, Mahmut T. Kandemir
Processor-embedded distributed smart disks for I/O-intensive workloads: architectures, performance models and evaluation. [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 2005, v:65, n:4, pp:532-551 [Journal] - Ismail Kadayif, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
An integer linear programming-based tool for wireless sensor networks. [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 2005, v:65, n:3, pp:247-260 [Journal] - Mahmut T. Kandemir
Improving whole-program locality using intra-procedural and inter-procedural transformations, . [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 2005, v:65, n:5, pp:564-582 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
A Matrix-Based Approach to Global Locality Optimization. [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 1999, v:58, n:2, pp:190-235 [Journal] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
Compiler Algorithms for Optimizing Locality and Parallelism on Shared and Distributed-Memory Machines. [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 2000, v:60, n:8, pp:924-965 [Journal] - Gokhan Memik, Mahmut T. Kandemir, Alok N. Choudhary
Design and Evaluation of a Smart Disk Cluster for DSS Commercial Workloads. [Citation Graph (0, 0)][DBLP]
J. Parallel Distrib. Comput., 2001, v:61, n:11, pp:1633-1664 [Journal] - Chun Liu, Anand Sivasubramaniam, Mahmut T. Kandemir
Optimizing bus energy consumption of on-chip multiprocessors using frequent values. [Citation Graph (0, 0)][DBLP]
Journal of Systems Architecture, 2006, v:52, n:2, pp:129-142 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Rajesh Bordawekar
Compilation Techniques for Out-of-Core Parallel Computations. [Citation Graph (0, 0)][DBLP]
Parallel Computing, 1998, v:24, n:3-4, pp:597-628 [Journal] - Wayne Wolf, Mahmut T. Kandemir
Memory system optimization of embedded software. [Citation Graph (0, 0)][DBLP]
Proceedings of the IEEE, 2003, v:91, n:1, pp:165-182 [Journal] - Wei Zhang 0002, Jie S. Hu, Vijay Degalahal, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Reducing instruction cache energy consumption using a compiler-based strategy. [Citation Graph (0, 0)][DBLP]
TACO, 2004, v:1, n:1, pp:3-33 [Journal] - Victor Delaluz, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Anand Sivasubramaniam, Mary Jane Irwin
Hardware and Software Techniques for Controlling DRAM Power Modes. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2001, v:50, n:11, pp:1154-1173 [Journal] - Mahmut T. Kandemir, J. Ramanujam
Data Relation Vectors: A New Abstraction for Data Optimizations. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2001, v:50, n:8, pp:798-810 [Journal] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
Improving Cache Locality by a Combination of Loop and Data Transformation. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 1999, v:48, n:2, pp:159-167 [Journal] - Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary, Prithviraj Banerjee
A Layout-Conscious Iteration Space Transformation Technique. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2001, v:50, n:12, pp:1321-1336 [Journal] - Eun Jung Kim, Greg M. Link, Ki Hwan Yum, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Chita R. Das
A Holistic Approach to Designing Energy-Efficient Cluster Interconnects. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2005, v:54, n:6, pp:660-671 [Journal] - Victor De La Luz, Mahmut T. Kandemir
Array Regrouping and Its Use in Compiling Data-Intensive Embedded Applications. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2004, v:53, n:1, pp:1-19 [Journal] - Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin, Hyun Suk Kim, Wu Ye, David Duarte
Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2003, v:52, n:1, pp:59-76 [Journal] - Mahmut T. Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, Amisha Parikh
A compiler-based approach for dynamically managing scratch-pad memories in embedded systems. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:2, pp:243-260 [Journal] - Victor De La Luz, Mahmut T. Kandemir, Ibrahim Kolcu
Reducing memory energy consumption of embedded applications that process dynamically allocated data. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:9, pp:1855-1860 [Journal] - Guangyu Chen, R. Shetty, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Mario Wolczko
Tuning garbage collection for reducing memory system energy in an embedded java environment. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2002, v:1, n:1, pp:27-55 [Journal] - Wei Zhang 0002, Mahmut T. Kandemir, Mustafa Karaköy, Guangyu Chen
Reducing data cache leakage energy using a compiler-based approach. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2005, v:4, n:3, pp:652-678 [Journal] - J. Hu, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
Analyzing data reuse for cache reconfiguration. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2005, v:4, n:4, pp:851-876 [Journal] - Ismail Kadayif, Mahmut T. Kandemir
Data space-oriented tiling for enhancing locality. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2005, v:4, n:2, pp:388-414 [Journal] - Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam
Compiler-directed high-level energy estimation and optimization. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2005, v:4, n:4, pp:819-850 [Journal] - Soontae Kim, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Anand Sivasubramaniam, Mary Jane Irwin
Partitioned instruction cache architecture for energy efficiency. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2003, v:2, n:2, pp:163-185 [Journal] - Wei Zhang 0002, Yuh-Fang Tsai, David Duarte, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Reducing dynamic and leakage energy in VLIW architectures. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2006, v:5, n:1, pp:1-28 [Journal] - Guilin Chen, Mahmut T. Kandemir, Mary Jane Irwin, J. Ramanujam
Reducing code size through address register assignment. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2006, v:5, n:1, pp:225-258 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
An I/O-Conscious Tiling Strategy for Disk-Resident Data Sets. [Citation Graph (0, 0)][DBLP]
The Journal of Supercomputing, 2002, v:21, n:3, pp:257-284 [Journal] - Ismail Kadayif, Anand Sivasubramaniam, Mahmut T. Kandemir, Gokul B. Kandiraju, Guangyu Chen
Optimizing instruction TLB energy using software and hardware techniques. [Citation Graph (0, 0)][DBLP]
ACM Trans. Design Autom. Electr. Syst., 2005, v:10, n:2, pp:229-257 [Journal] - Mahmut T. Kandemir
Reducing energy consumption of multiprocessor SoC architectures by exploiting memory bank locality. [Citation Graph (0, 0)][DBLP]
ACM Trans. Design Autom. Electr. Syst., 2006, v:11, n:2, pp:410-441 [Journal] - Mahmut T. Kandemir, J. Ramanujam, Ugur Sezer
Improving the energy behavior of block buffering using compiler optimizations. [Citation Graph (0, 0)][DBLP]
ACM Trans. Design Autom. Electr. Syst., 2006, v:11, n:1, pp:228-250 [Journal] - Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Nagaraj Shenoy
A global communication optimization technique based on data-flow analysis and linear algebra. [Citation Graph (0, 0)][DBLP]
ACM Trans. Program. Lang. Syst., 1999, v:21, n:6, pp:1251-1297 [Journal] - Gokhan Memik, Mahmut T. Kandemir, Wei-keng Liao, Alok N. Choudhary
Multicollective I/O: A technique for exploiting inter-file access patterns. [Citation Graph (0, 0)][DBLP]
TOS, 2006, v:2, n:3, pp:349-369 [Journal] - Guangyu Chen, Byung-Tae Kang, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Rajarathnam Chandramouli
Studying Energy Trade Offs in Offloading Computation/Compilation in Java-Enabled Mobile Devices. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2004, v:15, n:9, pp:795-809 [Journal] - Victor M. DeLaLuz, Ismail Kadayif, Mahmut T. Kandemir, Ugur Sezer
Access Pattern Restructuring for Memory Energy. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2004, v:15, n:4, pp:289-303 [Journal] - Ismail Kadayif, Mahmut T. Kandemir
Quasidynamic Layout Optimizations for Improving Data Locality. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2004, v:15, n:11, pp:996-1011 [Journal] - Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen, Ozcan Ozturk, Mustafa Karaköy, Ugur Sezer
Optimizing Array-Intensive Applications for On-Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2005, v:16, n:5, pp:396-411 [Journal] - Meenakshi A. Kandaswamy, Mahmut T. Kandemir, Alok N. Choudhary, David E. Bernholdt
An Experimental Evaluation of I/O Optimizations on Different Applications. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2002, v:13, n:7, pp:728-744 [Journal] - Meenakshi A. Kandaswamy, Mahmut T. Kandemir, Alok N. Choudhary, David E. Bernholdt
An Experimental Evaluation of I/O Optimizations on Different Applications. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2002, v:13, n:12, pp:1303-1319 [Journal] - Mahmut T. Kandemir
Compiler-Directed Collective-I/O. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2001, v:12, n:12, pp:1318-1331 [Journal] - Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Eduard Ayguadé
Static and Dynamic Locality Optimizations Using Integer Linear Programming. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2001, v:12, n:9, pp:922-941 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, Prithviraj Banerjee, J. Ramanujam, Nagaraj Shenoy
Minimizing Data and Synchronization Costs in One-Way Communication. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2000, v:11, n:12, pp:1232-1251 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
Reducing False Sharing and Improving Spatial Locality in a Unified Compilation Framework. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2003, v:14, n:4, pp:337-354 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Meenakshi A. Kandaswamy
A Unified Framework for Optimizing Locality, Parallelism, and Communication in Out-of-Core Computations. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2000, v:11, n:7, pp:648-668 [Journal] - Mahmut T. Kandemir, Alok N. Choudhary, Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam
A Linear Algebra Framework for Automatic Determination of Optimal Data Layouts. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 1999, v:10, n:2, pp:115-135 [Journal] - Mahmut T. Kandemir, Mary Jane Irwin, Guangyu Chen, Ibrahim Kolcu
Compiler-guided leakage optimization for banked scratch-pad memories. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2005, v:13, n:10, pp:1136-1146 [Journal] - Mahmut T. Kandemir, Ismail Kadayif, Alok N. Choudhary, Ibrahim Kolcu
Compiler-directed scratch pad memory optimization for embedded multiprocessors. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2004, v:12, n:3, pp:281-287 [Journal] - Vijay Degalahal, Lin Li, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Soft errors issues in low-power caches. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2005, v:13, n:10, pp:1157-1166 [Journal] - Ning An, Sudhanva Gurumurthi, Anand Sivasubramaniam, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Energy-performance trade-offs for spatial access methods on memory-resident data. [Citation Graph (0, 0)][DBLP]
VLDB J., 2002, v:11, n:3, pp:179-197 [Journal] - Andrea Marongiu, Luca Benini, Mahmut T. Kandemir
Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms. [Citation Graph (0, 0)][DBLP]
CASES, 2007, pp:145-149 [Conf] - Liping Xue, Ozcan Ozturk, Mahmut T. Kandemir
A Memory-Conscious Code Parallelization Scheme. [Citation Graph (0, 0)][DBLP]
DAC, 2007, pp:230-233 [Conf] - Hakduran Koc, Mahmut T. Kandemir, Ehat Ercanli, Ozcan Ozturk
Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors. [Citation Graph (0, 0)][DBLP]
DAC, 2007, pp:224-229 [Conf] - Mahmut T. Kandemir, Taylan Yemliha, Seung Woo Son, Ozcan Ozturk
Memory bank aware dynamic loop scheduling. [Citation Graph (0, 0)][DBLP]
DATE, 2007, pp:1671-1676 [Conf] - S. H. K. Narayanan, Mahmut T. Kandemir, R. Brooks
Performance aware secure code partitioning. [Citation Graph (0, 0)][DBLP]
DATE, 2007, pp:1122-1127 [Conf] - Wei-keng Liao, Avery Ching, Kenin Coloma, Alok N. Choudhary, Mahmut T. Kandemir
Improving MPI Independent Write Performance Using A Two-Stage Write-Behind Buffering Method. [Citation Graph (0, 0)][DBLP]
IPDPS, 2007, pp:1-6 [Conf] - Guangyu Chen, Feihui Li, Mahmut T. Kandemir
Compiler-directed application mapping for NoC based chip multiprocessors. [Citation Graph (0, 0)][DBLP]
LCTES, 2007, pp:155-157 [Conf] - Feihui Li, Guangyu Chen, Mahmut T. Kandemir, Ibrahim Kolcu
Profile-driven energy reduction in network-on-chips. [Citation Graph (0, 0)][DBLP]
PLDI, 2007, pp:394-404 [Conf] - Ismail Kadayif, Mahmut T. Kandemir
Modeling and improving data cache reliability. [Citation Graph (0, 0)][DBLP]
SIGMETRICS, 2007, pp:1-12 [Conf] - Mahmut T. Kandemir, Guilin Chen
Locality-Aware Process Scheduling for Embedded MPSoCs [Citation Graph (0, 0)][DBLP]
CoRR, 2007, v:0, n:, pp:- [Journal] - W.-L. Hung, Yuan Xie, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin
Thermal-Aware Task Allocation and Scheduling for Embedded Systems [Citation Graph (0, 0)][DBLP]
CoRR, 2007, v:0, n:, pp:- [Journal] - Suleyman Tosun, Nazanin Mansouri, Ercument Arvas, Mahmut T. Kandemir, Yuan Xie
Reliability-Centric High-Level Synthesis [Citation Graph (0, 0)][DBLP]
CoRR, 2007, v:0, n:, pp:- [Journal] - Ozcan Ozturk, Hendra Saputra, Mahmut T. Kandemir, Ibrahim Kolcu
Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems [Citation Graph (0, 0)][DBLP]
CoRR, 2007, v:0, n:, pp:- [Journal] - G. Chen, Mahmut T. Kandemir, Mustafa Karaköy
A Constraint Network Based Approach to Memory Layout Optimization [Citation Graph (0, 0)][DBLP]
CoRR, 2007, v:0, n:, pp:- [Journal] - Seung Woo Son, Konrad Malkowski, Guilin Chen, Mahmut T. Kandemir, Padma Raghavan
Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling. [Citation Graph (0, 0)][DBLP]
The Journal of Supercomputing, 2007, v:41, n:3, pp:179-213 [Journal] - Seung Woo Son, Guangyu Chen, Ozcan Ozturk, Mahmut T. Kandemir, Alok N. Choudhary
Compiler-Directed Energy Optimization for Parallel Disk Based Systems. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Parallel Distrib. Syst., 2007, v:18, n:9, pp:1241-1257 [Journal] - Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Wu Ye
Influence of compiler optimizations on system power. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2001, v:9, n:6, pp:801-804 [Journal]
Ring Prediction for Non-Uniform Cache Architectures. [Citation Graph (, )][DBLP]
Reducing Energy Consumption of On-Chip Networks Through a Hybrid Compiler-Runtime Approach. [Citation Graph (, )][DBLP]
Profiler and compiler assisted adaptive I/O prefetching for shared storage caches. [Citation Graph (, )][DBLP]
Dynamic Storage Cache Partitioning Using Feedback Control Theory. [Citation Graph (, )][DBLP]
Power Aware Disk Allocation. [Citation Graph (, )][DBLP]
Topology-Aware I/O Caching for Shared Storage Systems. [Citation Graph (, )][DBLP]
A Systematic Approach to Automatically Generate Multiple Semantically Equivalent Program Versions. [Citation Graph (, )][DBLP]
Adaptive set pinning: managing shared caches in chip multiprocessors. [Citation Graph (, )][DBLP]
Slicing based code parallelization for minimizing inter-processor communication. [Citation Graph (, )][DBLP]
Markov Model Based Disk Power Management for Data Intensive Workloads. [Citation Graph (, )][DBLP]
MPISec I/O: Providing Data Confidentiality in MPI-I/O. [Citation Graph (, )][DBLP]
Runtime system support for software-guided disk power management. [Citation Graph (, )][DBLP]
Improving I/O performance using soft-QoS-based dynamic storage cache partitioning. [Citation Graph (, )][DBLP]
Application mapping for chip multiprocessors. [Citation Graph (, )][DBLP]
Dynamic thread and data mapping for NoC based CMPs. [Citation Graph (, )][DBLP]
Using dynamic compilation for continuing execution under reduced memory availability. [Citation Graph (, )][DBLP]
Process variation aware thread mapping for Chip Multiprocessors. [Citation Graph (, )][DBLP]
Adaptive prefetching for shared cache based chip multiprocessors. [Citation Graph (, )][DBLP]
Feedback control for providing QoS in NoC based multicores. [Citation Graph (, )][DBLP]
A special-purpose compiler for look-up table and code generation for function evaluation. [Citation Graph (, )][DBLP]
Exploring parallelization strategies for NUFFT data translation. [Citation Graph (, )][DBLP]
Hybrid Techniques for Fast Multicore Simulation. [Citation Graph (, )][DBLP]
Code Scheduling for Optimizing Parallelism and Data Locality. [Citation Graph (, )][DBLP]
Scalable Parallelization Strategies to Accelerate NuFFT Data Translation on Multicores. [Citation Graph (, )][DBLP]
Improving I/O Performance of Applications through Compiler-Directed Code Restructuring. [Citation Graph (, )][DBLP]
TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms. [Citation Graph (, )][DBLP]
SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs. [Citation Graph (, )][DBLP]
Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors. [Citation Graph (, )][DBLP]
Communication Based Proactive Link Power Management. [Citation Graph (, )][DBLP]
In-Network Caching for Chip Multiprocessors. [Citation Graph (, )][DBLP]
Computation mapping for multi-level storage cache hierarchies. [Citation Graph (, )][DBLP]
Cashing in on hints for better prefetching and caching in PVFS and MPI-IO. [Citation Graph (, )][DBLP]
Data locality enhancement for CMPs. [Citation Graph (, )][DBLP]
Integrated code and data placement in two-dimensional mesh based chip multiprocessors. [Citation Graph (, )][DBLP]
SPM management using Markov chain based data access prediction. [Citation Graph (, )][DBLP]
Ring data location prediction scheme for Non-Uniform Cache Architectures. [Citation Graph (, )][DBLP]
Adaptive multi-level cache allocation in distributed storage architectures. [Citation Graph (, )][DBLP]
Managing power, performance and reliability trade-offs. [Citation Graph (, )][DBLP]
Towards energy efficient scaling of scientific codes. [Citation Graph (, )][DBLP]
A helper thread based EDP reduction scheme for adapting application execution in CMPs. [Citation Graph (, )][DBLP]
Evaluating the role of scratchpad memories in chip multiprocessors for sparse matrix computations. [Citation Graph (, )][DBLP]
Improving I/O performance through compiler-directed code restructuring and adaptive prefetching. [Citation Graph (, )][DBLP]
An ilp based approach to reducing energy consumption in nocbased CMPS. [Citation Graph (, )][DBLP]
Phase-aware adaptive hardware selection for power-efficient scientific computations. [Citation Graph (, )][DBLP]
Improving disk reuse for reducing power consumption. [Citation Graph (, )][DBLP]
Pro-active Page Replacement for Scientific Applications: A Characterization. [Citation Graph (, )][DBLP]
A Scratch-Pad Memory Aware Dynamic Loop Scheduling Algorithm. [Citation Graph (, )][DBLP]
Compiler directed network-on-chip reliability enhancement for chip multiprocessors. [Citation Graph (, )][DBLP]
Optimizing shared cache behavior of chip multiprocessors. [Citation Graph (, )][DBLP]
SHARP control: controlled shared cache management in chip multiprocessors. [Citation Graph (, )][DBLP]
Cache topology aware computation mapping for multicores. [Citation Graph (, )][DBLP]
Enhancing the performance of MPI-IO applications by overlapping I/O, computation and communication. [Citation Graph (, )][DBLP]
A compiler-directed data prefetching scheme for chip multiprocessors. [Citation Graph (, )][DBLP]
Intra-application shared cache partitioning for multithreaded applications. [Citation Graph (, )][DBLP]
A novel migration-based NUCA design for chip multiprocessors. [Citation Graph (, )][DBLP]
Prefetch throttling and data pinning for improving performance of shared caches. [Citation Graph (, )][DBLP]
A case for integrated processor-cache partitioning in chip multiprocessors. [Citation Graph (, )][DBLP]
Dynamic storage cache allocation in multi-server architectures. [Citation Graph (, )][DBLP]
Implementation and evaluation of a migration-based NUCA design for chip multiprocessors. [Citation Graph (, )][DBLP]
Software-directed combined cpu/link voltage scaling fornoc-based cmps. [Citation Graph (, )][DBLP]
Coordinated power management of voltage islands in CMPs. [Citation Graph (, )][DBLP]
A hardware-software codesign strategy for Loop intensive applications. [Citation Graph (, )][DBLP]
Efficient Function Evaluations with Lookup Tables for Structured Matrix Operations. [Citation Graph (, )][DBLP]
Preface. [Citation Graph (, )][DBLP]
Search in 0.388secs, Finished in 0.403secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002