Search the dblp DataBase
Jean-Loup Baer :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
James K. Archibald , Jean-Loup Baer Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model. [Citation Graph (8, 0)][DBLP ] ACM Trans. Comput. Syst., 1986, v:4, n:4, pp:273-298 [Journal ] Sai Choi Kwan , Jean-Loup Baer The I/O Performance of Multiway Mergesort and Tag Sort. [Citation Graph (5, 0)][DBLP ] IEEE Trans. Computers, 1985, v:34, n:4, pp:383-387 [Journal ] Jean-Loup Baer , Yi-Bing Lin Improving Quicksort Performance with a Codewort Data Structure. [Citation Graph (3, 0)][DBLP ] IEEE Trans. Software Eng., 1989, v:15, n:5, pp:622-631 [Journal ] Jean-Loup Baer , Gary R. Sager Dynamic Improvement of Locality in Virtual Memory Systems. [Citation Graph (3, 0)][DBLP ] IEEE Trans. Software Eng., 1976, v:2, n:1, pp:54-62 [Journal ] Tien-Fu Chen , Jean-Loup Baer Reducing Memory Latency via Non-blocking and Prefetching Caches. [Citation Graph (2, 0)][DBLP ] ASPLOS, 1992, pp:51-61 [Conf ] Jean-Loup Baer , Carla Schlatter Ellis Model, Design, and Evaluation of a Compiler for a Parallel Processing Environment. [Citation Graph (2, 0)][DBLP ] IEEE Trans. Software Eng., 1977, v:3, n:6, pp:394-405 [Journal ] Theodore H. Romer , Dennis Lee , Geoffrey M. Voelker , Alec Wolman , Wayne A. Wong , Jean-Loup Baer , Brian N. Bershad , Henry M. Levy The Structure and Performance of Interpreters. [Citation Graph (1, 0)][DBLP ] ASPLOS, 1996, pp:150-159 [Conf ] Jean-Loup Baer , Douglas Low , Patrick Crowley , Neal Sidhwaney Memory Hierarchy Design for a Multiprocessor Look-up Engine. [Citation Graph (0, 0)][DBLP ] IEEE PACT, 2003, pp:206-0 [Conf ] Daniel Ortega , Eduard Ayguadé , Jean-Loup Baer , Mateo Valero Cost-Effective Compiler Directed Memory Prefetching and Bypassing. [Citation Graph (0, 0)][DBLP ] IEEE PACT, 2002, pp:189-198 [Conf ] Jean-Loup Baer Modelling Architectural Features with Petri Nets. [Citation Graph (0, 0)][DBLP ] Advances in Petri Nets, 1986, pp:258-277 [Conf ] Xiaohan Qin , Jean-Loup Baer A comparative study of conservative and optimistic trace-driven simulations. [Citation Graph (0, 0)][DBLP ] Annual Simulation Symposium, 1995, pp:42-50 [Conf ] Jean-Loup Baer , Tien-Fu Chen An Evaluation of Hardware and Software Data Prefetching. [Citation Graph (0, 0)][DBLP ] Applications in Parallel and Distributed Computing, 1994, pp:257-266 [Conf ] Jean-Loup Baer , Meei-Chiueh Liem , Larry McMurchie , Rudolf Nottrott , Lawrence Snyder , Wayne Winder A Notation for Describing Multiple Views of VLSI Circuits. [Citation Graph (0, 0)][DBLP ] DAC, 1988, pp:102-107 [Conf ] Richard N. Zucker , Jean-Loup Baer Software versus Hardware Coherence: Performance versus Cos. [Citation Graph (0, 0)][DBLP ] HICSS (1), 1994, pp:163-172 [Conf ] Craig Anderson , Jean-Loup Baer Two Techniques for Improving Performance on Bus-Based Multiprocessors. [Citation Graph (0, 0)][DBLP ] HPCA, 1995, pp:264-275 [Conf ] Xiaohan Qin , Jean-Loup Baer On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems. [Citation Graph (0, 0)][DBLP ] HPCA, 1997, pp:182-193 [Conf ] Wayne A. Wong , Jean-Loup Baer Modified LRU Policies for Improving Second-Level Cache Behavior. [Citation Graph (0, 0)][DBLP ] HPCA, 2000, pp:49-60 [Conf ] Peter van Vleet , Eric J. Anderson , Lindsay Brown , Jean-Loup Baer , Anna R. Karlin Pursuing the Performance Potential of Dynamic Cache Line Sizes. [Citation Graph (0, 0)][DBLP ] ICCD, 1999, pp:528-537 [Conf ] Jean-Loup Baer , Wen-Hann Wang Architectural Choices for Multi-level Cache Hierarchies. [Citation Graph (0, 0)][DBLP ] ICPP, 1987, pp:258-261 [Conf ] Jean-Loup Baer , Richard N. Zucker On Synchronization Patterns in Parallel Programs. [Citation Graph (0, 0)][DBLP ] ICPP (2), 1991, pp:60-67 [Conf ] Hung-Chang Du , Jean-Loup Baer On the Performance of Interleaved Memories with Non-Uniform Access Probabilities. [Citation Graph (0, 0)][DBLP ] ICPP, 1983, pp:429-436 [Conf ] Sai Choi Kwan , Jean-Loup Baer , G. Zick , T. Snyder Parallel Tag-Distribution Sort. [Citation Graph (0, 0)][DBLP ] ICPP, 1985, pp:854-861 [Conf ] Haim E. Mizrahi , Jean-Loup Baer , Edward D. Lazowska , John Zahorjan Extending the Memory Hierarchy into Multiprocessor Interconnection Networks: A Performance Analysis. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1989, pp:41-50 [Conf ] Sang Lyul Min , Jean-Loup Baer A Timestamp-based Cache Coherence Scheme. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1989, pp:23-32 [Conf ] Sang Lyul Min , Jean-Loup Baer A Performance Comparison of Directory-based and Timestamp-based Cache Coherence Schemes. [Citation Graph (0, 0)][DBLP ] ICPP (1), 1990, pp:305-311 [Conf ] Xiaohan Qin , Jean-Loup Baer A Parallel Trace-driven Simulator: Implementation and Performance. [Citation Graph (0, 0)][DBLP ] ICPP, 1994, pp:314-318 [Conf ] Patrick Crowley , Marc E. Fiuczynski , Jean-Loup Baer , Brian N. Bershad Characterizing processor architectures for programmable network interfaces. [Citation Graph (0, 0)][DBLP ] ICS, 2000, pp:54-65 [Conf ] Sang Lyul Min , Jean-Loup Baer , Hyoung-Joo Kim An efficient caching support for critical sections in large-scale shared-memory multiprocessors. [Citation Graph (0, 0)][DBLP ] ICS, 1990, pp:34-47 [Conf ] Jean-Loup Baer , Georges Gardarin , Claude Girault , Gérard Roucairol The Two-Step Commitment Protocol: Modeling, Specification and Proof Methodology. [Citation Graph (0, 0)][DBLP ] ICSE, 1981, pp:363-373 [Conf ] Jean-Loup Baer , Daniel P. Bovet Compilation of arithmetic expressions for parallel computations. [Citation Graph (0, 0)][DBLP ] IFIP Congress (1), 1968, pp:340-346 [Conf ] Jean-Loup Baer , M. Fries On the Efficiency of Some List Marketing Algorithms. [Citation Graph (0, 0)][DBLP ] IFIP Congress, 1977, pp:751-756 [Conf ] Craig Anderson , Jean-Loup Baer A Multi-Level Hierarchical Cache Coherence Protocol for Multiprocessors. [Citation Graph (0, 0)][DBLP ] IPPS, 1993, pp:142-148 [Conf ] Jean-Loup Baer , Wen-Hann Wang On the Inclusion Properties for Multi-Level Cache Hierarchies. [Citation Graph (0, 0)][DBLP ] ISCA, 1988, pp:73-80 [Conf ] James K. Archibald , Jean-Loup Baer An Economical Solution to the Cache Coherence Problem. [Citation Graph (0, 0)][DBLP ] ISCA, 1984, pp:355-362 [Conf ] Jean-Loup Baer , Wen-Hann Wang Retrospective: On the Inclusion Properties for Multi-Level Cache Hierarchies. [Citation Graph (0, 0)][DBLP ] 25 Years ISCA: Retrospectives and Reprints, 1998, pp:59-60 [Conf ] Jean-Loup Baer , Wen-Hann Wang On the Inclusion Properties for Multi-Level Cache Hierarchies. [Citation Graph (0, 0)][DBLP ] 25 Years ISCA: Retrospectives and Reprints, 1998, pp:345-352 [Conf ] Tien-Fu Chen , Jean-Loup Baer A Performance Study of Software and Hardware Data Prefetching Schemes. [Citation Graph (0, 0)][DBLP ] ISCA, 1994, pp:223-232 [Conf ] John E. Jensen , Jean-Loup Baer A Model of Interference in a Shared Resource Multiprocessor. [Citation Graph (0, 0)][DBLP ] ISCA, 1976, pp:52-57 [Conf ] Dennis Lee , Jean-Loup Baer , Brad Calder , Dirk Grunwald Instruction Cache Fetch Policies for Speculative Execution. [Citation Graph (0, 0)][DBLP ] ISCA, 1995, pp:357-367 [Conf ] Dennis C. Lee , Patrick Crowley , Jean-Loup Baer , Thomas E. Anderson , Brian N. Bershad Execution Characteristics of Desktop Applications on Windows NT. [Citation Graph (0, 0)][DBLP ] ISCA, 1998, pp:27-38 [Conf ] Haim E. Mizrahi , Jean-Loup Baer , Edward D. Lazowska , John Zahorjan Introducing Memory into Switch Elements of Multiprocessor Interconnection Networks. [Citation Graph (0, 0)][DBLP ] ISCA, 1989, pp:158-166 [Conf ] Wen-Hann Wang , Jean-Loup Baer , Henry M. Levy Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy. [Citation Graph (0, 0)][DBLP ] ISCA, 1989, pp:140-148 [Conf ] Richard N. Zucker , Jean-Loup Baer A Performance Study of Memory Consistency Models. [Citation Graph (0, 0)][DBLP ] ISCA, 1992, pp:2-12 [Conf ] Jean-Loup Baer , John E. Jensen Simulation of Large Parallel Systems: Modelling of Tasks. [Citation Graph (0, 0)][DBLP ] Performance, 1977, pp:53-73 [Conf ] Jean-Loup Baer , Tien-Fu Chen An effective on-chip preloading scheme to reduce data access penalty. [Citation Graph (0, 0)][DBLP ] SC, 1991, pp:176-186 [Conf ] Patrick Crowley , Jean-Loup Baer On the Use of Trace Sampling for Architectural Studies of Desktop Applications. [Citation Graph (0, 0)][DBLP ] SIGMETRICS, 1999, pp:208-209 [Conf ] Xiaohan Qin , Jean-Loup Baer A Performance Evaluation of Cluster-Based Architectures. [Citation Graph (0, 0)][DBLP ] SIGMETRICS, 1997, pp:237-247 [Conf ] Wen-Hann Wang , Jean-Loup Baer Efficient Trace-Driven Simulation Methods for Cache Performance Analysis. [Citation Graph (0, 0)][DBLP ] SIGMETRICS, 1990, pp:27-36 [Conf ] Jean-Loup Baer , B. Schwab A Comparison of Tree-Balancing Algorithms. [Citation Graph (0, 0)][DBLP ] Commun. ACM, 1977, v:20, n:5, pp:322-330 [Journal ] G. Kampen , Jean-Loup Baer The Formal Definition of Semantics by String Automata. [Citation Graph (0, 0)][DBLP ] Comput. Lang., 1976, v:1, n:2, pp:121-138 [Journal ] Jean-Loup Baer Computer Architecture. [Citation Graph (0, 0)][DBLP ] IEEE Computer, 1984, v:17, n:10, pp:77-87 [Journal ] Jean-Loup Baer A Survey of Some Theoretical Aspects of Multiprocessing. [Citation Graph (0, 0)][DBLP ] ACM Comput. Surv., 1973, v:5, n:1, pp:31-80 [Journal ] Jean-Loup Baer , Daniel P. Bovet , Gerald Estrin Legality and Other Properties of Graph Models of Computations. [Citation Graph (0, 0)][DBLP ] J. ACM, 1970, v:17, n:3, pp:543-554 [Journal ] Jean-Loup Baer , Wen-Hann Wang Multilevel Cache Hierarchies: Organizations, Protocols, and Performance. [Citation Graph (0, 0)][DBLP ] J. Parallel Distrib. Comput., 1989, v:6, n:3, pp:451-476 [Journal ] Jean-Loup Baer Multiprocessing Systems. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1976, v:25, n:12, pp:1271-1277 [Journal ] Jean-Loup Baer , Hung-Chang Du , Richard E. Ladner Binary Search in a Multiprocessing Environment. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1983, v:32, n:7, pp:667-677 [Journal ] Jean-Loup Baer , Barbara Koyama On the Minimization of the Width of the Control Memory of Microprogammed Processors. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1979, v:28, n:4, pp:330-316 [Journal ] Tien-Fu Chen , Jean-Loup Baer Effective Hardware Based Data Prefetching for High-Performance Processors. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Computers, 1995, v:44, n:5, pp:609-623 [Journal ] Wen-Hann Wang , Jean-Loup Baer Efficient Trace-Driven Simulation Methods for Cache Performance Analysis. [Citation Graph (0, 0)][DBLP ] ACM Trans. Comput. Syst., 1991, v:9, n:3, pp:222-241 [Journal ] Sang Lyul Min , Jean-Loup Baer Design and Analysis of a Scalable Cache Coherence Scheme Based on Clocks and Timestamps. [Citation Graph (0, 0)][DBLP ] IEEE Trans. Parallel Distrib. Syst., 1992, v:3, n:1, pp:25-44 [Journal ] Jean-Loup Baer , Gary R. Sager Correction to "Dynamic Improvement of Locality in Virtual Memory Systems". [Citation Graph (0, 0)][DBLP ] IEEE Trans. Software Eng., 1976, v:2, n:2, pp:137- [Journal ] Weight-balanced trees. [Citation Graph (, )][DBLP ] Search in 0.009secs, Finished in 0.014secs