The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Avi Mendelson: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Michael Behar, Avi Mendelson, Avinoam Kolodny
    Trace Cache Sampling Filter. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2005, pp:255-266 [Conf]
  2. Roni Rosner, Avi Mendelson, Ronny Ronen
    Filtering Techniques to Improve Trace-Cache Efficiency. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2001, pp:37-48 [Conf]
  3. Avi Mendelson, Neeraj Suri
    Designing High-Performance & Reliable Superscalar Architectures: The out of Order Reliable Superscalar (O3RS) Approach. [Citation Graph (0, 0)][DBLP]
    DSN, 2000, pp:473-481 [Conf]
  4. Avi Mendelson, Neeraj Suri
    Cache based fault recovery for distributed systems. [Citation Graph (0, 0)][DBLP]
    ICECCS, 1997, pp:119-129 [Conf]
  5. Avi Mendelson, Bilha Mendelson
    Toward a General-Purpose Multi-Stream System. [Citation Graph (0, 0)][DBLP]
    IFIP PACT, 1994, pp:335-338 [Conf]
  6. Freddy Gabbay, Avi Mendelson
    The Effect of Instruction Fetch Bandwidth on Value Prediction. [Citation Graph (0, 0)][DBLP]
    ISCA, 1998, pp:272-281 [Conf]
  7. Roni Rosner, Yoav Almog, Micha Moffie, Naftali Schwartz, Avi Mendelson
    Power Awareness through Selective Dynamically Optimized Traces. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:162-175 [Conf]
  8. Baruch Solomon, Avi Mendelson, Doron Orenstein, Yoav Almog, Ronny Ronen
    Micro-operation cache: a power aware frontend for the variable instruction length ISA. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:4-9 [Conf]
  9. Avi Mendelson
    Memory management challenges in the power-aware computing era. [Citation Graph (0, 0)][DBLP]
    ISMM, 2006, pp:1-2 [Conf]
  10. Freddy Gabbay, Avi Mendelson
    Smart: An Advanced Shared-Memory Simulator - Towards a System-Level Simulation Environmen. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1997, pp:131-0 [Conf]
  11. Freddy Gabbay, Avi Mendelson
    Can Program Profiling Support Value Prediction? [Citation Graph (0, 0)][DBLP]
    MICRO, 1997, pp:270-280 [Conf]
  12. Ron Gabor, Shlomo Weiss, Avi Mendelson
    Fairness and Throughput in Switch on Event Multithreading. [Citation Graph (0, 0)][DBLP]
    MICRO, 2006, pp:149-160 [Conf]
  13. Roni Rosner, Yoav Almog, Micha Moffie, Naftali Schwartz, Avi Mendelson
    PARROT: Power Awareness Through Selective Dynamically Optimized Traces. [Citation Graph (0, 0)][DBLP]
    PACS, 2003, pp:196-214 [Conf]
  14. Alex Gontmakher, Avi Mendelson, Assaf Schuster
    Using fine grain multithreading for energy efficient computing. [Citation Graph (0, 0)][DBLP]
    PPOPP, 2007, pp:259-269 [Conf]
  15. Aviad Cohen, Lev Finkelstein, Avi Mendelson, Ronny Ronen, Dmitry Rudoy
    On Estimating Optimal Performance of CPU Dynamic Thermal Management. [Citation Graph (0, 0)][DBLP]
    Computer Architecture Letters, 2003, v:2, n:, pp:- [Journal]
  16. Avi Mendelson, Michael Bekerman
    Design Alternatives of Multithreaded Architecture. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 1999, v:27, n:3, pp:161-193 [Journal]
  17. Alexander Gendler, Avi Mendelson, Yitzhak Birk
    A PAB-Based Multi-Prefetcher Mechanism. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 2006, v:34, n:2, pp:171-188 [Journal]
  18. Neeraj Suri, Avi Mendelson
    Design of a parallel interconnect based on communication pattern considerations. [Citation Graph (0, 0)][DBLP]
    Parallel Algorithms Appl., 2001, v:16, n:4, pp:243-271 [Journal]
  19. Freddy Gabbay, Avi Mendelson
    Using Value Prediction to Increase the Power of Speculative Execution Hardware. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Comput. Syst., 1998, v:16, n:3, pp:234-270 [Journal]
  20. Avi Mendelson, Freddy Gabbay
    The effect of seance communication on multiprocessing systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Comput. Syst., 2001, v:19, n:2, pp:252-281 [Journal]
  21. Michael Behar, Avi Mendelson, Avinoam Kolodny
    Trace cache sampling filter. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Comput. Syst., 2007, v:25, n:1, pp:- [Journal]
  22. Alex Gontmakher, Avi Mendelson, Assaf Schuster, Gregory Shklover
    Code Compilation for an Explicitly Parallel Register-Sharing Architecture. [Citation Graph (0, 0)][DBLP]
    ICPP, 2007, pp:58- [Conf]
  23. Avi Mendelson
    Current trends in computer architectures: multi-cores, many-cores and special-cores. [Citation Graph (0, 0)][DBLP]
    ICS, 2007, pp:1- [Conf]
  24. Ron Gabor, Shlomo Weiss, Avi Mendelson
    Fairness enforcement in switch on event multithreading. [Citation Graph (0, 0)][DBLP]
    TACO, 2007, v:4, n:3, pp:- [Journal]
  25. Baruch Solomon, Avi Mendelson, Ronny Ronen, Doron Orenstein, Yoav Almog
    Micro-operation cache: a power aware frontend for variable instruction length ISA. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2003, v:11, n:5, pp:801-811 [Journal]

  26. Dependable Embedded Systems Special Day Panel: Issues and Challenges in Dependable Embedded Systems. [Citation Graph (, )][DBLP]


  27. Speculative synchronization and thread management for fine granularity threads. [Citation Graph (, )][DBLP]


  28. Multiple clock and voltage domains for chip multi processors. [Citation Graph (, )][DBLP]


  29. Programming model for a heterogeneous x86 platform. [Citation Graph (, )][DBLP]


  30. BDG-torus union graph-an efficient algorithmically specializedparallel interconnect. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002