|
Search the dblp DataBase
Ronald G. Dreslinski:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Nathan L. Binkert, Lisa R. Hsu, Ali G. Saidi, Ronald G. Dreslinski, Andrew L. Schultz, Steven K. Reinhardt
Performance Analysis of System Overheads in TCP/IP Workloads. [Citation Graph (0, 0)][DBLP] IEEE PACT, 2005, pp:218-230 [Conf]
- Taeho Kgil, Shaun D'Souza, Ali G. Saidi, Nathan L. Binkert, Ronald G. Dreslinski, Trevor N. Mudge, Steven K. Reinhardt, Krisztián Flautner
PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor. [Citation Graph (0, 0)][DBLP] ASPLOS, 2006, pp:117-128 [Conf]
- Ronald G. Dreslinski, Ali G. Saidi, Trevor N. Mudge, Steven K. Reinhardt
Analysis of hardware prefetching across virtual page boundaries. [Citation Graph (0, 0)][DBLP] Conf. Computing Frontiers, 2007, pp:13-22 [Conf]
- Nathan L. Binkert, Ronald G. Dreslinski, Lisa R. Hsu, Kevin T. Lim, Ali G. Saidi, Steven K. Reinhardt
The M5 Simulator: Modeling Networked Systems. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2006, v:26, n:4, pp:52-60 [Journal]
An Energy Efficient Parallel Architecture Using Near Threshold Operation. [Citation Graph (, )][DBLP]
Evolution of thread-level parallelism in desktop applications. [Citation Graph (, )][DBLP]
Energy efficient near-threshold chip multi-processing. [Citation Graph (, )][DBLP]
Diet SODA: a power-efficient processor for digital cameras. [Citation Graph (, )][DBLP]
Proactive transaction scheduling for contention management. [Citation Graph (, )][DBLP]
Reconfigurable energy efficient near threshold cache architectures. [Citation Graph (, )][DBLP]
Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor. [Citation Graph (, )][DBLP]
Reconfigurable Multicore Server Processors for Low Power Operation. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|