The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Abhishek Das: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Abhishek Das, William J. Dally, Peter R. Mattson
    Compiling for stream processing. [Citation Graph (0, 0)][DBLP]
    PACT, 2006, pp:33-42 [Conf]
  2. Rajeev Shorey, Abhishek Das, Ashu Razdan, Abhishek Ghose, Huzur Saran
    Enhancing Performance of Asynchronous Data Traffic over the Bluetooth Wireless Ad-hoc Network. [Citation Graph (0, 0)][DBLP]
    INFOCOM, 2001, pp:591-600 [Conf]
  3. Jung Ho Ahn, William J. Dally, Brucek Khailany, Ujval J. Kapasi, Abhishek Das
    Evaluating the Imagine Stream Architecture. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:14-25 [Conf]
  4. William J. Dally, Francois Labonte, Abhishek Das, Pat Hanrahan, Jung Ho Ahn, Jayanth Gummaraju, Mattan Erez, Nuwan Jayasena, Ian Buck, Timothy J. Knight, Ujval J. Kapasi
    Merrimac: Supercomputing with Streams. [Citation Graph (0, 0)][DBLP]
    SC, 2003, pp:35- [Conf]
  5. William J. Dally, Ujval J. Kapasi, Brucek Khailany, Jung Ho Ahn, Abhishek Das
    Stream Processors: Progammability and Efficiency. [Citation Graph (0, 0)][DBLP]
    ACM Queue, 2004, v:2, n:1, pp:52-62 [Journal]

  6. Stream Scheduling: A Framework to Manage Bulk Operations in a Memory Hierarchy. [Citation Graph (, )][DBLP]


  7. Quantifying and coping with parametric variations in 3D-stacked microarchitectures. [Citation Graph (, )][DBLP]


  8. An Efficient FPGA Implementation of Principle Component Analysis based Network Intrusion Detection System. [Citation Graph (, )][DBLP]


  9. Detecting/preventing information leakage on the memory bus due to malicious hardware. [Citation Graph (, )][DBLP]


  10. Stream Scheduling: A Framework to Manage Bulk Operations in Memory Hierarchies. [Citation Graph (, )][DBLP]


  11. Evaluating voltage islands in CMPs under process variations. [Citation Graph (, )][DBLP]


  12. Evaluating the effects of cache redundancy on profit. [Citation Graph (, )][DBLP]


  13. Microarchitectures for Managing Chip Revenues under Process Variations. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002