The SCEAS System
Navigation Menu

Search the dblp DataBase


John D. Davis: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. John D. Davis, James Laudon, Kunle Olukotun
    Maximizing CMP Throughput with Mediocre Cores. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 2005, pp:51-62 [Conf]
  2. Lance Hammond, Vicky Wong, Michael K. Chen, Brian D. Carlstrom, John D. Davis, Ben Hertzberg, Manohar K. Prabhu, Honggo Wijaya, Christos Kozyrakis, Kunle Olukotun
    Transactional Memory Coherence and Consistency. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:102-113 [Conf]
  3. John D. Davis, Cong Fu, James Laudon
    The RASE (Rapid, Accurate Simulation Environment) for chip multiprocessors. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:14-23 [Journal]
  4. John D. Davis, Stephen E. Richardson, Charis Charitsis, Kunle Olukotun
    A chip prototyping substrate: the flexible architecture for simulation and testing (FAST). [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:34-43 [Journal]

  5. A practical reconfigurable hardware accelerator for Boolean satisfiability solvers. [Citation Graph (, )][DBLP]

  6. Polymorphic On-Chip Networks. [Citation Graph (, )][DBLP]

  7. WiDGET: Wisconsin decoupled grid execution tiles. [Citation Graph (, )][DBLP]

  8. Designing an Efficient Hardware Implication Accelerator for SAT Solving. [Citation Graph (, )][DBLP]

  9. Design Tradeoffs for SSD Performance. [Citation Graph (, )][DBLP]

Search in 0.001secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002