Search the dblp DataBase
Jingzhao Ou: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Amol Bakshi, Jingzhao Ou, Viktor K. Prasanna
Towards automatic synthesis of a class of application-specific sensor networks. [Citation Graph (0, 0)][DBLP]
CASES, 2002, pp:50-58 [Conf] - Jingzhao Ou, Viktor K. Prasanna
A Methodology for Energy Efficient Application Synthesis Using Platform FPGAs. [Citation Graph (0, 0)][DBLP]
ERSA, 2004, pp:280-283 [Conf] - Jingzhao Ou, Viktor K. Prasanna
Rapid Arithmetic Level Simulation Based Energy Estimation for Hardware/Software Co-Design Using FPGAs. [Citation Graph (0, 0)][DBLP]
ERSA, 2005, pp:55-61 [Conf] - Jingzhao Ou, Viktor K. Prasanna
PyGen: A MATLAB/Simulink Based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs. [Citation Graph (0, 0)][DBLP]
FCCM, 2004, pp:47-56 [Conf] - Sumit Mohanty, Jingzhao Ou, Viktor K. Prasanna
An Estimation and Simulation Framework for Energy Efficient Design using Platform FPGAs. [Citation Graph (0, 0)][DBLP]
FCCM, 2003, pp:290-291 [Conf] - Jingzhao Ou, Viktor K. Prasanna
COMA: A COoperative MAnagement Scheme for Energy Efficient Implementation of Real-Time Operating Systems on FPGA Based Soft Processors. [Citation Graph (0, 0)][DBLP]
FCCM, 2005, pp:139-148 [Conf] - Jingzhao Ou, Seonil Choi, Viktor K. Prasanna
Performance Modeling of Reconfigurable SoC Architectures and Energy-Efficient Mapping of a Class of Applications. [Citation Graph (0, 0)][DBLP]
FCCM, 2003, pp:241-250 [Conf] - Jingzhao Ou, Viktor K. Prasanna
A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms. [Citation Graph (0, 0)][DBLP]
FPL, 2004, pp:729-739 [Conf] - Jingzhao Ou, Viktor K. Prasanna
MATLAB/Simulink Based Hardware/Software Co-Simulation for Designing Using FPGA Configured Soft Processors. [Citation Graph (0, 0)][DBLP]
IPDPS, 2005, pp:- [Conf] - Jingzhao Ou, Viktor K. Prasanna
Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms. [Citation Graph (0, 0)][DBLP]
ACM Trans. Embedded Comput. Syst., 2006, v:5, n:2, pp:355-382 [Journal] - Jingzhao Ou, Viktor K. Prasanna
Arithmetic-Level Instruction Based Energy Estimation for FPGA based Soft Processors. [Citation Graph (0, 0)][DBLP]
J. Low Power Electronics, 2005, v:1, n:2, pp:161-171 [Journal]
Search in 0.002secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002