The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jaime H. Moreno: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hillery C. Hunter, Jaime H. Moreno
    A new look at exploiting data parallelism in embedded systems. [Citation Graph (0, 0)][DBLP]
    CASES, 2003, pp:159-169 [Conf]
  2. Victor V. Zyuban, Sameh W. Asaad, Thomas W. Fox, Anne-Marie Haen, Daniel Littrell, Jaime H. Moreno
    Design methodology for semi custom processor cores. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2004, pp:448-452 [Conf]
  3. Jaime H. Moreno, Tomás Lang
    Replication and Pipelining in Multiple-Instance Algorithms. [Citation Graph (0, 0)][DBLP]
    ICPP, 1986, pp:285-292 [Conf]
  4. Jaime H. Moreno, Tomás Lang
    Graph-based Partitioning of Matrix Algorithms for Systolic Arrays: Application to Transitive Closure. [Citation Graph (0, 0)][DBLP]
    ICPP (1), 1988, pp:28-31 [Conf]
  5. Jaime H. Moreno, Mayan Moudgil
    Scalable Instruction-Level Parallelism Through Tree-Instructions. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1997, pp:1-11 [Conf]
  6. Jude A. Rivers, Sameh W. Asaad, John-David Wellman, Jaime H. Moreno
    Reducing instruction fetch energy with backwards branch control information and buffering. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2003, pp:322-325 [Conf]
  7. Jaime H. Moreno
    Chip-level integration: the new frontier for microprocessor architecture. [Citation Graph (0, 0)][DBLP]
    SPAA, 2006, pp:328- [Conf]
  8. Jaime H. Moreno, Tomás Lang
    Matric Computations on Systolic-Type Meshes. [Citation Graph (0, 0)][DBLP]
    IEEE Computer, 1990, v:23, n:4, pp:32-51 [Journal]
  9. Jaime H. Moreno, Victor V. Zyuban, Uzi Shvadron, Fredy D. Neeser, Jeff H. Derby, Malcolm S. Ware, Krishnan Kailas, Ayal Zaks, Amir B. Geva, Shay Ben-David, Sameh W. Asaad, Thomas W. Fox, Daniel Littrell, Marina Biberstein, Dorit Naishlos, Hillery C. Hunter
    An innovative low-power high-performance programmable signal processor for digital communications. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 2003, v:47, n:2-3, pp:299-326 [Journal]
  10. Mayan Moudgill, P. Bose, J. H. Moreno
    Validation of Turandot, a fast processor model for microarchitecture exploration. [Citation Graph (0, 0)][DBLP]
    IPCCC, 1999, pp:451-457 [Conf]

  11. True value: assessing and optimizing the cost of computing at the data center level. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002