The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Enrique Fernández: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
    Architectural support for real-time task scheduling in SMT processors. [Citation Graph (0, 0)][DBLP]
    CASES, 2005, pp:166-176 [Conf]
  2. Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
    Predictable performance in SMT processors. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2004, pp:433-443 [Conf]
  3. Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
    Implicit vs. Explicit Resource Allocation in SMT Processors. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:44-51 [Conf]
  4. Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
    Feasibility of QoS for SMT. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2004, pp:535-540 [Conf]
  5. Francisco J. Cazorla, Alex Ramírez, Mateo Valero, Enrique Fernández
    DCache Warn: An I-Fetch Policy to Increase SMT Efficiency. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  6. Francisco J. Cazorla, Enrique Fernández, Alex Ramírez, Mateo Valero
    Improving Memory Latency Aware Fetch Policies for SMT Processors. [Citation Graph (0, 0)][DBLP]
    ISHPC, 2003, pp:70-85 [Conf]
  7. Ayose Falcón, Oliverio J. Santana, Pedro Medina, Enrique Fernández, Alex Ramírez, Mateo Valero
    Studying New Ways for Improving Adaptive History Length Branch Predictors. [Citation Graph (0, 0)][DBLP]
    ISHPC, 2002, pp:271-280 [Conf]
  8. Oliverio J. Santana, Ayose Falcón, Enrique Fernández, Pedro Medina, Alex Ramírez, Mateo Valero
    A Comprehensive Analysis of Indirect Branch Prediction. [Citation Graph (0, 0)][DBLP]
    ISHPC, 2002, pp:133-145 [Conf]
  9. Paola Britos, Hernán Merlino, Enrique Fernández, María Alejandra Ochoa, Eduardo Diez, Ramón García-Martínez
    Tool Selection Methodology in Data Mining. [Citation Graph (0, 0)][DBLP]
    JIISIC, 2006, pp:85-90 [Conf]
  10. Alejandro Hossian, Enrique Sierra, Enrique Fernández, Paola Britos, Ramón García-Martínez
    El Problema Cinemático en Manipuladores Robóticos Industriales un Abordaje de Solución mediante Redes Neuronales Artificiales. [Citation Graph (0, 0)][DBLP]
    JIISIC, 2007, pp:427-433 [Conf]
  11. José Cao, Enrique Fernández, Hernán Merlino, Alejandro Hossian, Enrique Sierra, Eduardo Diez, Paola Britos, Ramón García-Martínez
    Estimación basada en Escenarios Principales, . [Citation Graph (0, 0)][DBLP]
    JIISIC, 2007, pp:301-308 [Conf]
  12. Francisco J. Cazorla, Alex Ramírez, Mateo Valero, Enrique Fernández
    Dynamically Controlled Resource Allocation in SMT Processors. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:171-182 [Conf]
  13. Francisco J. Cazorla, Alex Ramírez, Mateo Valero, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández
    QoS for High-Performance SMT Processors in Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Micro, 2004, v:24, n:4, pp:24-31 [Journal]
  14. Francisco J. Cazorla, Peter M. W. Knijnenburg, Rizos Sakellariou, Enrique Fernández, Alex Ramírez, Mateo Valero
    Predictable Performance in SMT Processors: Synergy between the OS and SMTs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:7, pp:785-799 [Journal]
  15. Francisco J. Cazorla, Enrique Fernández, Peter M. W. Knijnenburg, Alex Ramírez, Rizos Sakellariou, Mateo Valero
    On the Problem of Minimizing Workload Execution Time in SMT Processors. [Citation Graph (0, 0)][DBLP]
    ICSAMOS, 2007, pp:66-73 [Conf]

  16. FAME: FAirly MEasuring Multithreaded Architectures. [Citation Graph (, )][DBLP]


  17. LPA: A First Approach to the Loop Processor Architecture. [Citation Graph (, )][DBLP]


  18. Un Ambiente de Explotación de Información basado en la Integración de Agrupamiento, Inducción y Ponderación Bayesiana de Reglas. [Citation Graph (, )][DBLP]


  19. Métricas de Madurez en Conceptualización de Sistemas Expertos. [Citation Graph (, )][DBLP]


  20. Minería de Datos Aplicada a la Detección de Patrones Delictivos en Argentina. [Citation Graph (, )][DBLP]


  21. Pautas para Agregar Estudios Experimentales en Ingeniería del Software. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002