The SCEAS System
Navigation Menu

Search the dblp DataBase


Ann Gordon-Ross: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ann Gordon-Ross, Frank Vahid
    Frequent loop detection using efficient non-intrusive on-chip hardware. [Citation Graph (0, 0)][DBLP]
    CASES, 2003, pp:117-124 [Conf]
  2. Pablo Viana, Ann Gordon-Ross, Eamonn J. Keogh, Edna Barros, Frank Vahid
    Configurable cache subsetting for fast cache tuning. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:695-700 [Conf]
  3. Ann Gordon-Ross, Frank Vahid, Nikil Dutt
    Automatic Tuning of Two-Level Caches to Embedded Applications. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:208-213 [Conf]
  4. Ann Gordon-Ross, Frank Vahid, Nikil Dutt
    A first look at the interplay of code reordering and configurable caches. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2005, pp:416-421 [Conf]
  5. Ann Gordon-Ross, Frank Vahid
    Dynamic Loop Caching Meets Preloaded Loop Caching - A Hybrid Approach. [Citation Graph (0, 0)][DBLP]
    ICCD, 2002, pp:446-449 [Conf]
  6. Ann Gordon-Ross, Frank Vahid, Nikil D. Dutt
    Fast configurable-cache tuning with a unified second-level cache. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2005, pp:323-326 [Conf]
  7. Frank Vahid, Ann Gordon-Ross
    A self-optimizing embedded microprocessor using a loop table for low power. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:219-224 [Conf]
  8. Ann Gordon-Ross, Susan Cotterell, Frank Vahid
    Exploiting Fixed Programs in Embedded Systems: A Loop Cache Example. [Citation Graph (0, 0)][DBLP]
    Computer Architecture Letters, 2002, v:1, n:, pp:- [Journal]
  9. Ann Gordon-Ross, Frank Vahid
    Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:10, pp:1203-1215 [Journal]
  10. Ann Gordon-Ross, Susan Cotterell, Frank Vahid
    Tiny instruction caches for low power embedded systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2003, v:2, n:4, pp:449-481 [Journal]
  11. Ann Gordon-Ross, Frank Vahid
    A Self-Tuning Configurable Cache. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:234-237 [Conf]
  12. Ann Gordon-Ross, Pablo Viana, Frank Vahid, Walid A. Najjar, Edna Barros
    A one-shot configurable-cache tuner for improved energy and performance. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:755-760 [Conf]

  13. An MDP-based application oriented optimal policy for wireless sensor networks. [Citation Graph (, )][DBLP]

  14. Bitstream relocation with local clock domains for partially reconfigurable FPGAs. [Citation Graph (, )][DBLP]

  15. SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems. [Citation Graph (, )][DBLP]

  16. VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems. [Citation Graph (, )][DBLP]

  17. Design Framework for Partial Run-Time FPGA Reconfiguration. [Citation Graph (, )][DBLP]

  18. Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks. [Citation Graph (, )][DBLP]

  19. Macs: A Minimal Adaptive routing circuit-switched architecture for scalable and parametric NoCs. [Citation Graph (, )][DBLP]

  20. A table-based method for single-pass cache optimization. [Citation Graph (, )][DBLP]

  21. Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy. [Citation Graph (, )][DBLP]

  22. Lightweight runtime control flow analysis for adaptive loop caching. [Citation Graph (, )][DBLP]

  23. A resource efficient content inspection system for next generation Smart NICs. [Citation Graph (, )][DBLP]

  24. Smart-NICs: Power Proxying for Reduced Power Consumption in Network Edge Devices. [Citation Graph (, )][DBLP]

  25. Real-time performance analysis of Adaptive Link Rate. [Citation Graph (, )][DBLP]

  26. Transaction-Level Modeling for Sensor Networks Using SystemC. [Citation Graph (, )][DBLP]

  27. SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems. [Citation Graph (, )][DBLP]

  28. SIP-Based IMS Registration Analysis for WiMax-3G Interworking Architectures. [Citation Graph (, )][DBLP]

  29. Runtime Temporal Partitioning Assembly to Reduce FPGA Reconfiguration Time. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002