The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrei Terechko: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Andrei Terechko, Erwan Le Thenaff, Henk Corporaal
    Cluster assignment of global values for clustered VLIW processors. [Citation Graph (0, 0)][DBLP]
    CASES, 2003, pp:32-40 [Conf]
  2. Andrei Terechko, Evert-Jan D. Pol, Jos T. J. van Eijndhoven
    PRMDL: a machine description language for clustered VLIW architectures. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:821- [Conf]
  3. Andrei Terechko, Erwan Le Thenaff, Manish Garg, Jos T. J. van Eijndhoven, Henk Corporaal
    Inter-Cluster Communication Models for Clustered VLIW Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2003, pp:354-364 [Conf]
  4. Andrei Terechko, Manish Garg, Henk Corporaal
    Evaluation of Speed and Area of Clustered VLIW Processors. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2005, pp:557-563 [Conf]
  5. Andrei Terechko, Henk Corporaal
    Inter-cluster communication in VLIW architectures. [Citation Graph (0, 0)][DBLP]
    TACO, 2007, v:4, n:2, pp:- [Journal]

  6. A Look-Ahead Task Management Unit for Embedded Multi-Core Architectures. [Citation Graph (, )][DBLP]


  7. Parallel H.264 Decoding on an Embedded Multicore Processor. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002