|
Search the dblp DataBase
Srihari Makineni:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. Iyer, Srihari Makineni
Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. [Citation Graph (0, 0)][DBLP] PACT, 2006, pp:13-22 [Conf]
- Srihari Makineni, Ravishankar R. Iyer, Partha Sarangam, Donald Newell, Li Zhao, Ramesh Illikkal, Jaideep Moses
Receive Side Coalescing for Accelerating TCP/IP Processing. [Citation Graph (0, 0)][DBLP] HiPC, 2006, pp:289-300 [Conf]
- Srihari Makineni, Ravi R. Iyer
Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor. [Citation Graph (0, 0)][DBLP] HPCA, 2004, pp:152-163 [Conf]
- Li Zhao, Ravi R. Iyer, Srihari Makineni, Laxmi N. Bhuyan, Donald Newell
Hardware Support for Bulk Data Movement in Server Platforms. [Citation Graph (0, 0)][DBLP] ICCD, 2005, pp:53-60 [Conf]
- Keshavan Varadarajan, S. K. Nandy, Vishal Sharda, Amrutur Bharadwaj, Ravi R. Iyer, Srihari Makineni, Donald Newell
Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions. [Citation Graph (0, 0)][DBLP] MICRO, 2006, pp:433-442 [Conf]
- Greg J. Regnier, Srihari Makineni, Ramesh Illikkal, Ravi R. Iyer, Dave B. Minturn, Ram Huggahalli, Donald Newell, Linda S. Cline, Annie Foong
TCP Onloading for Data Center Servers. [Citation Graph (0, 0)][DBLP] IEEE Computer, 2004, v:37, n:11, pp:48-58 [Journal]
- Lisa R. Hsu, Ravishankar R. Iyer, Srihari Makineni, Steven K. Reinhardt, Donald Newell
Exploring the cache design space for large scale CMPs. [Citation Graph (0, 0)][DBLP] SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:24-33 [Journal]
- Li Zhao, Laxmi N. Bhuyan, Ravi R. Iyer, Srihari Makineni, Donald Newell
Hardware Support for Accelerating Data Movement in Server Platform. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2007, v:56, n:6, pp:740-753 [Journal]
- Ravi R. Iyer, Li Zhao, Fei Guo, Ramesh Illikkal, Srihari Makineni, Donald Newell, Yan Solihin, Lisa R. Hsu, Steven K. Reinhardt
QoS policies and architecture for cache/memory in CMP platforms. [Citation Graph (0, 0)][DBLP] SIGMETRICS, 2007, pp:25-36 [Conf]
- Ravi R. Iyer, Mahesh Bhat, Li Zhao, Ramesh Illikkal, Srihari Makineni, Michael Jones, Kumar Shiv, Donald Newell
Exploring Small-Scale and Large-Scale CMP Architectures for Commercial Java Servers. [Citation Graph (0, 0)][DBLP] IISWC, 2006, pp:191-200 [Conf]
- Li Zhao, Ravi R. Iyer, Jaideep Moses, Ramesh Illikkal, Srihari Makineni, Donald Newell
Exploring Large-Scale CMP Architectures Using ManySim. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2007, v:27, n:4, pp:21-33 [Journal]
CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms. [Citation Graph (, )][DBLP]
NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies. [Citation Graph (, )][DBLP]
To Snoop or Not to Snoop: Evaluation of Fine-Grain and Coarse-Grain Snoop Filtering Techniques. [Citation Graph (, )][DBLP]
Constraint-Aware Large-Scale CMP Cache Design. [Citation Graph (, )][DBLP]
Achieving 10Gbps Network Processing: Are We There Yet?. [Citation Graph (, )][DBLP]
Evaluating implications of Virtual Worlds on server architecture using Second Life. [Citation Graph (, )][DBLP]
Characterization of Direct Cache Access on multi-core systems and 10GbE. [Citation Graph (, )][DBLP]
Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy. [Citation Graph (, )][DBLP]
Re-examining cache replacement policies. [Citation Graph (, )][DBLP]
Anatomy and Performance of SSL Processing. [Citation Graph (, )][DBLP]
CMPSched$im: Evaluating OS/CMP interaction on shared cache management. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.004secs
|