The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Peter Yiannacouras: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Peter Yiannacouras, Jonathan Rose, J. Gregory Steffan
    The microarchitecture of FPGA-based soft processors. [Citation Graph (0, 0)][DBLP]
    CASES, 2005, pp:202-212 [Conf]
  2. Shih-Lien L. Lu, Peter Yiannacouras, Rolf Kassa, Michael Konow, Taeweon Suh
    An FPGA-based Pentium in a complete desktop system. [Citation Graph (0, 0)][DBLP]
    FPGA, 2007, pp:53-59 [Conf]
  3. Peter Yiannacouras, J. Gregory Steffan, Jonathan Rose
    Application-specific customization of soft processor microarchitecture. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:201-210 [Conf]

  4. VESPA: portable, scalable, and flexible FPGA-based vector processors. [Citation Graph (, )][DBLP]


  5. Fine-grain performance scaling of soft vector processors. [Citation Graph (, )][DBLP]


  6. Scaling Soft Processor Systems. [Citation Graph (, )][DBLP]


  7. Soft vector processors vs FPGA custom hardware: measuring and reducing the gap. [Citation Graph (, )][DBLP]


  8. Data parallel FPGA workloads: Software versus hardware. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002