The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vivy Suhendra: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vivy Suhendra, Chandrashekar Raghavan, Tulika Mitra
    Integrated scratchpad memory optimization and task scheduling for MPSoC architectures. [Citation Graph (0, 0)][DBLP]
    CASES, 2006, pp:401-410 [Conf]
  2. Vivy Suhendra, Tulika Mitra, Abhik Roychoudhury, Ting Chen
    Efficient detection and exploitation of infeasible paths for software timing analysis. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:358-363 [Conf]
  3. Wee Kheng Leow, Siau-Cheng Khoo, Tiong Hoe Loh, Vivy Suhendra
    Heuristic Search with Reachability Tests for Automated Generation of Test Programs. [Citation Graph (0, 0)][DBLP]
    ASE, 2004, pp:282-285 [Conf]
  4. Vivy Suhendra, Tulika Mitra, Abhik Roychoudhury, Ting Chen
    WCET Centric Data Allocation to Scratchpad Memory. [Citation Graph (0, 0)][DBLP]
    RTSS, 2005, pp:223-232 [Conf]

  5. Scratchpad allocation for concurrent embedded software. [Citation Graph (, )][DBLP]


  6. Exploring locking & partitioning for predictable shared caches on multi-cores. [Citation Graph (, )][DBLP]


  7. Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores. [Citation Graph (, )][DBLP]


  8. Exploiting Branch Constraints without Exhaustive Path Enumeration. [Citation Graph (, )][DBLP]


  9. Secure wireless communication platform for EV-to-Grid research. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002