The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hyunchul Park: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hyunchul Park, Kevin Fan, Manjunath Kudlur, Scott A. Mahlke
    Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. [Citation Graph (0, 0)][DBLP]
    CASES, 2006, pp:136-146 [Conf]
  2. Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke
    Increasing hardware efficiency with multifunction loop accelerators. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2006, pp:276-281 [Conf]
  3. Nathan Clark, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke, Krisztián Flautner
    Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization. [Citation Graph (0, 0)][DBLP]
    MICRO, 2004, pp:30-40 [Conf]
  4. Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke
    Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System. [Citation Graph (0, 0)][DBLP]
    MICRO, 2005, pp:219-232 [Conf]

  5. Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. [Citation Graph (, )][DBLP]


  6. CGRA express: accelerating execution using dynamic operation fusion. [Citation Graph (, )][DBLP]


  7. Modulo scheduling for highly customized datapaths to increase hardware reusability. [Citation Graph (, )][DBLP]


  8. Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures. [Citation Graph (, )][DBLP]


  9. Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications. [Citation Graph (, )][DBLP]


  10. A dataflow-centric approach to design low power control paths in CGRAs. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002