The SCEAS System
Navigation Menu

Search the dblp DataBase


Edson L. Horta: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Edson L. Horta, Sergio Takeo Kofuji
    Using reconfigurable logic to implement an active network. [Citation Graph (0, 0)][DBLP]
    Computers and Their Applications, 2000, pp:37-41 [Conf]
  2. Edson L. Horta, John W. Lockwood, David E. Taylor, David Parlour
    Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:343-348 [Conf]
  3. Edson L. Horta, John W. Lockwood
    Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2004, pp:975-979 [Conf]
  4. Edson L. Horta, John W. Lockwood, Sergio Takeo Kofuji
    Using PARBIT to Implement Partial Run-Time Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    FPL, 2002, pp:182-191 [Conf]
  5. Edson L. Horta, Sergio Takeo Kofuji
    A Run-Time Reconfigurable ATM Switch. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2002, pp:- [Conf]
  6. David E. Taylor, Jonathan S. Turner, John W. Lockwood, Edson L. Horta
    Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers. [Citation Graph (0, 0)][DBLP]
    Computer Networks, 2002, v:38, n:3, pp:295-310 [Journal]

Search in 0.001secs, Finished in 0.001secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002