The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Richard Raimi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Armin Biere, Edmund M. Clarke, Richard Raimi, Yunshan Zhu
    Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs. [Citation Graph (0, 0)][DBLP]
    CAV, 1999, pp:60-71 [Conf]
  2. Manish Pandey, Richard Raimi, Randal E. Bryant, Magdy S. Abadir
    Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:167-172 [Conf]
  3. Manish Pandey, Richard Raimi, Derek L. Beatty, Randal E. Bryant
    Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:649-654 [Conf]
  4. Richard Raimi, Jacob A. Abraham
    Detecting False Timing Paths: Experiments on PowerPC Microprocessors. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:737-741 [Conf]
  5. Richard Raimi, James Lear
    Analyzing a PowerPCTM620 Microprocessor Silicon Failure Using Model Checking. [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:964-973 [Conf]
  6. Edmund M. Clarke, Armin Biere, Richard Raimi, Yunshan Zhu
    Bounded Model Checking Using Satisfiability Solving. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2001, v:19, n:1, pp:7-34 [Journal]
  7. Richard Raimi, James Lear
    Silicon Debug of a PowerPC[tm] Microprocessor Using Model Checking. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2002, v:21, n:1, pp:79-94 [Journal]
  8. Richard Raimi, Ramin Hojati, Kedar S. Namjoshi
    Environment modeling and language universality. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2000, v:5, n:3, pp:705-725 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002