|
Search the dblp DataBase
Shaz Qadeer:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jesse D. Bingham, Anne Condon, Alan J. Hu, Shaz Qadeer, Zhichuan Zhang
Automatic Verification of Sequential Consistency for Unbounded Addresses and Data Values. [Citation Graph (0, 0)][DBLP] CAV, 2004, pp:427-439 [Conf]
- Rajeev Alur, Robert K. Brayton, Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
Partial-Order Reduction in Symbolic State Space Exploration. [Citation Graph (0, 0)][DBLP] CAV, 1997, pp:340-351 [Conf]
- Rajeev Alur, Thomas A. Henzinger, Freddy Y. C. Mang, Shaz Qadeer, Sriram K. Rajamani, Serdar Tasiran
MOCHA: Modularity in Model Checking. [Citation Graph (0, 0)][DBLP] CAV, 1998, pp:521-525 [Conf]
- Tony Andrews, Shaz Qadeer, Sriram K. Rajamani, Jakob Rehof, Yichen Xie
Zing: A Model Checker for Concurrent Software. [Citation Graph (0, 0)][DBLP] CAV, 2004, pp:484-487 [Conf]
- Robert K. Brayton, Gary D. Hachtel, Alberto L. Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen A. Edwards, Sunil P. Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Shiple, Gitanjali Swamy, Tiziano Villa
VIS: A System for Verification and Synthesis. [Citation Graph (0, 0)][DBLP] CAV, 1996, pp:428-432 [Conf]
- Cormac Flanagan, Shaz Qadeer, Sanjit A. Seshia
A Modular Checker for Multithreaded Programs. [Citation Graph (0, 0)][DBLP] CAV, 2002, pp:180-194 [Conf]
- Thomas A. Henzinger, Ranjit Jhala, Rupak Majumdar, Shaz Qadeer
Thread-Modular Abstraction Refinement. [Citation Graph (0, 0)][DBLP] CAV, 2003, pp:262-274 [Conf]
- Thomas A. Henzinger, Orna Kupferman, Shaz Qadeer
From Pre-historic to Post-modern Symbolic Model Checking. [Citation Graph (0, 0)][DBLP] CAV, 1998, pp:195-206 [Conf]
- Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
You Assume, We Guarantee: Methodology and Case Studies. [Citation Graph (0, 0)][DBLP] CAV, 1998, pp:440-451 [Conf]
- Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
Assume-Guarantee Refinement Between Different Time Scales. [Citation Graph (0, 0)][DBLP] CAV, 1999, pp:208-221 [Conf]
- Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
Verifying Sequential Consistency on Shared-Memory Multiprocessor Systems. [Citation Graph (0, 0)][DBLP] CAV, 1999, pp:301-315 [Conf]
- Kenneth L. McMillan, Shaz Qadeer, James B. Saxe
Induction in Compositional Model Checking. [Citation Graph (0, 0)][DBLP] CAV, 2000, pp:312-327 [Conf]
- Tony Andrews, Shaz Qadeer, Sriram K. Rajamani, Yichen Xie
Zing: Exploiting Program Structure for Model Checking Concurrent Software. [Citation Graph (0, 0)][DBLP] CONCUR, 2004, pp:1-15 [Conf]
- Jae-Young Jang, Shaz Qadeer, Matt Kaufmann, Carl Pixley
Formal Verification of FIRE: A Case Study. [Citation Graph (0, 0)][DBLP] DAC, 1997, pp:173-177 [Conf]
- Cormac Flanagan, Stephen N. Freund, Shaz Qadeer
Thread-Modular Verification for Shared-Memory Programs. [Citation Graph (0, 0)][DBLP] ESOP, 2002, pp:262-277 [Conf]
- Tayfun Elmas, Shaz Qadeer, Serdar Tasiran
Goldilocks: Efficiently Computing the Happens-Before Relation Using Locksets. [Citation Graph (0, 0)][DBLP] FATES/RV, 2006, pp:193-208 [Conf]
- Robert K. Brayton, Gary D. Hachtel, Alberto L. Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen A. Edwards, Sunil P. Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Shiple, Gitanjali Swamy, Tiziano Villa
VIS. [Citation Graph (0, 0)][DBLP] FMCAD, 1996, pp:248-256 [Conf]
- Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani, Serdar Tasiran
An Assume-Guarantee Rule for Checking Simulation. [Citation Graph (0, 0)][DBLP] FMCAD, 1998, pp:421-432 [Conf]
- Thomas A. Henzinger, Xiaojun Liu, Shaz Qadeer, Sriram K. Rajamani
Formal specification and verification of a dataflow processor array. [Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:494-499 [Conf]
- Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
Decomposing Refinement Proofs Using Assume-Guarantee Reasoning. [Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:245-252 [Conf]
- Amit Mehrotra, Shaz Qadeer, Vigyan Singhal, Robert K. Brayton, Adnan Aziz, Alberto L. Sangiovanni-Vincentelli
Sequential optimisation without state space exploration. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:208-215 [Conf]
- Amit Mehrotra, Shaz Qadeer, Rajeev K. Ranjan, Randy H. Katz
Benchmarking and Analysis of Architectures for CAD Applications. [Citation Graph (0, 0)][DBLP] ICCD, 1997, pp:670-675 [Conf]
- Shaz Qadeer, Robert K. Brayton, Vigyan Singhal
Latch Redundancy Removal Without Global Reset. [Citation Graph (0, 0)][DBLP] ICCD, 1996, pp:432-439 [Conf]
- Luiz André Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, Ben Verghese
Piranha: a scalable architecture based on single-chip multiprocessing. [Citation Graph (0, 0)][DBLP] ISCA, 2000, pp:282-293 [Conf]
- Shaz Qadeer, Serdar Tasiran
Promising Directions in Hardware Design Verification (invited). [Citation Graph (0, 0)][DBLP] ISQED, 2002, pp:381-387 [Conf]
- Cormac Flanagan, Stephen N. Freund, Shaz Qadeer
Exploiting purity for atomicity. [Citation Graph (0, 0)][DBLP] ISSTA, 2004, pp:221-231 [Conf]
- Madan Musuvathi, Shaz Qadeer
CHESS: Systematic Stress Testing of Concurrent Software. [Citation Graph (0, 0)][DBLP] LOPSTR, 2006, pp:15-16 [Conf]
- Tayfun Elmas, Serdar Tasiran, Shaz Qadeer
VYRD: verifYing concurrent programs by runtime refinement-violation detection. [Citation Graph (0, 0)][DBLP] PLDI, 2005, pp:27-37 [Conf]
- Cormac Flanagan, Shaz Qadeer
A type and effect system for atomicity. [Citation Graph (0, 0)][DBLP] PLDI, 2003, pp:338-349 [Conf]
- Shaz Qadeer, Dinghao Wu
KISS: keep it simple and sequential. [Citation Graph (0, 0)][DBLP] PLDI, 2004, pp:14-24 [Conf]
- Cormac Flanagan, Shaz Qadeer
Predicate abstraction for software verification. [Citation Graph (0, 0)][DBLP] POPL, 2002, pp:191-202 [Conf]
- Shuvendu K. Lahiri, Shaz Qadeer
Verifying properties of well-founded linked lists. [Citation Graph (0, 0)][DBLP] POPL, 2006, pp:115-126 [Conf]
- Shaz Qadeer, Sriram K. Rajamani, Jakob Rehof
Summarizing procedures in concurrent programs. [Citation Graph (0, 0)][DBLP] POPL, 2004, pp:245-255 [Conf]
- Shaz Qadeer, Natarajan Shankar
Verifying a self-stabilizing mutual exclusion algorithm. [Citation Graph (0, 0)][DBLP] PROCOMET, 1998, pp:424-443 [Conf]
- Vladimir Levin, Robert Palmer, Shaz Qadeer, Sriram K. Rajamani
Sound Transaction-Based Reduction Without Cycle Detection. [Citation Graph (0, 0)][DBLP] SPIN, 2005, pp:106-122 [Conf]
- Cormac Flanagan, Shaz Qadeer
Thread-Modular Model Checking. [Citation Graph (0, 0)][DBLP] SPIN, 2003, pp:213-224 [Conf]
- Shaz Qadeer, Jakob Rehof
Context-Bounded Model Checking of Concurrent Software. [Citation Graph (0, 0)][DBLP] TACAS, 2005, pp:93-107 [Conf]
- Cormac Flanagan, Shaz Qadeer
Types for atomicity. [Citation Graph (0, 0)][DBLP] TLDI, 2003, pp:1-12 [Conf]
- Cormac Flanagan, Shaz Qadeer
Types for atomicity. [Citation Graph (0, 0)][DBLP] TLDI, 2003, pp:1-12 [Conf]
- Shaz Qadeer
Verifying Sequential Consistency on Shared-Memory Multiprocessors by Model Checking [Citation Graph (0, 0)][DBLP] CoRR, 2001, v:0, n:, pp:- [Journal]
- Cormac Flanagan, Shaz Qadeer
Transactions for Software Model Checking. [Citation Graph (0, 0)][DBLP] Electr. Notes Theor. Comput. Sci., 2003, v:89, n:3, pp:- [Journal]
- Serdar Tasiran, Shaz Qadeer
Runtime Refinement Checking of Concurrent Data Structures. [Citation Graph (0, 0)][DBLP] Electr. Notes Theor. Comput. Sci., 2005, v:113, n:, pp:163-179 [Journal]
- Rajeev Alur, Robert K. Brayton, Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
Partial-Order Reduction in Symbolic State-Space Exploration. [Citation Graph (0, 0)][DBLP] Formal Methods in System Design, 2001, v:18, n:2, pp:97-116 [Journal]
- Thomas A. Henzinger, Orna Kupferman, Shaz Qadeer
From Pre-Historic to Post-Modern Symbolic Model Checking. [Citation Graph (0, 0)][DBLP] Formal Methods in System Design, 2003, v:23, n:3, pp:303-327 [Journal]
- Stephen N. Freund, Shaz Qadeer
Checking Concise Specifications for Multithreaded Software. [Citation Graph (0, 0)][DBLP] Journal of Object Technology, 2004, v:3, n:6, pp:81-101 [Journal]
- Cormac Flanagan, Stephen N. Freund, Shaz Qadeer, Sanjit A. Seshia
Modular verification of multithreaded programs. [Citation Graph (0, 0)][DBLP] Theor. Comput. Sci., 2005, v:338, n:1-3, pp:153-183 [Journal]
- Vigyan Singhal, Carl Pixley, Adnan Aziz, Shaz Qadeer, Robert K. Brayton
Sequential optimization in the absence of global reset. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2003, v:8, n:2, pp:222-251 [Journal]
- Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani, Serdar Tasiran
An assume-guarantee rule for checking simulation. [Citation Graph (0, 0)][DBLP] ACM Trans. Program. Lang. Syst., 2002, v:24, n:1, pp:51-64 [Journal]
- Shaz Qadeer
Verifying Sequential Consistency on Shared-Memory Multiprocessors by Model Checking. [Citation Graph (0, 0)][DBLP] IEEE Trans. Parallel Distrib. Syst., 2003, v:14, n:8, pp:730-741 [Journal]
- Cormac Flanagan, Stephen N. Freund, Shaz Qadeer
Exploiting Purity for Atomicity. [Citation Graph (0, 0)][DBLP] IEEE Trans. Software Eng., 2005, v:31, n:4, pp:275-291 [Journal]
- Ahmed Bouajjani, Séverine Fratani, Shaz Qadeer
Context-Bounded Analysis of Multithreaded Programs with Dynamic Linked Structures. [Citation Graph (0, 0)][DBLP] CAV, 2007, pp:207-220 [Conf]
- Tayfun Elmas, Shaz Qadeer, Serdar Tasiran
Goldilocks: a race and transaction-aware java runtime. [Citation Graph (0, 0)][DBLP] PLDI, 2007, pp:245-255 [Conf]
- Madanlal Musuvathi, Shaz Qadeer
Iterative context bounding for systematic testing of multithreaded programs. [Citation Graph (0, 0)][DBLP] PLDI, 2007, pp:446-455 [Conf]
- Shaunak Chatterjee, Shuvendu K. Lahiri, Shaz Qadeer, Zvonimir Rakamaric
A Reachability Predicate for Analyzing Low-Level Software. [Citation Graph (0, 0)][DBLP] TACAS, 2007, pp:19-33 [Conf]
Complexity and Algorithms for Monomial and Clausal Predicate Abstraction. [Citation Graph (, )][DBLP]
Intra-module Inference. [Citation Graph (, )][DBLP]
Static and Precise Detection of Concurrency Errors in Systems Code Using SMT Solvers. [Citation Graph (, )][DBLP]
Taming Concurrency: A Program Verification Perspective. [Citation Graph (, )][DBLP]
Deconstructing concurrency heisenbugs. [Citation Graph (, )][DBLP]
Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races. [Citation Graph (, )][DBLP]
An annotation assistant for interactive debugging of programs with common synchronization idioms. [Citation Graph (, )][DBLP]
Finding and Reproducing Heisenbugs in Concurrent Programs. [Citation Graph (, )][DBLP]
Fair stateless model checking. [Citation Graph (, )][DBLP]
Back to the future: revisiting precise program verification using SMT solvers. [Citation Graph (, )][DBLP]
A calculus of atomic actions. [Citation Graph (, )][DBLP]
Unifying type checking and property checking for low-level code. [Citation Graph (, )][DBLP]
Algorithmic Verification of Systems Software Using SMT Solvers. [Citation Graph (, )][DBLP]
The Case for Context-Bounded Verification of Concurrent Programs. [Citation Graph (, )][DBLP]
Preemption Sealing for Efficient Concurrency Testing. [Citation Graph (, )][DBLP]
Simplifying Linearizability Proofs with Reduction and Abstraction. [Citation Graph (, )][DBLP]
Context-Bounded Analysis for Concurrent Programs with Dynamic Creation of Threads. [Citation Graph (, )][DBLP]
Abstract Threads. [Citation Graph (, )][DBLP]
Tressa: Claiming the Future. [Citation Graph (, )][DBLP]
Towards Scalable Modular Checking of User-Defined Properties. [Citation Graph (, )][DBLP]
Search in 0.037secs, Finished in 0.042secs
|