The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jiri Barnat: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jiri Barnat, Lubos Brim, Ivana Cerná, Pavel Moravec 0002, Petr Rockai, Pavel Simecek
    DiVinE - A Tool for Distributed Verification. [Citation Graph (0, 0)][DBLP]
    CAV, 2006, pp:278-281 [Conf]
  2. Jiri Barnat, Lubos Brim, Ivana Cerná
    Cluster-Based LTL Model Checking of Large Systems. [Citation Graph (0, 0)][DBLP]
    FMCO, 2005, pp:259-279 [Conf]
  3. Jiri Barnat, Lubos Brim, Jakub Chaloupka
    Parallel Breadth-First Search LTL Model-Checking. [Citation Graph (0, 0)][DBLP]
    ASE, 2003, pp:106-115 [Conf]
  4. Jiri Barnat, Lubos Brim, Jitka Stríbrná
    Distributed LTL Model-Checking in SPIN. [Citation Graph (0, 0)][DBLP]
    SPIN, 2001, pp:200-216 [Conf]
  5. Jiri Barnat, Lubos Brim, Jakub Chaloupka
    From Distributed Memory Cycle Detection to Parallel LTL Model Checking. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:133, n:, pp:21-39 [Journal]
  6. Lubos Brim, Jiri Barnat
    Distribution of Explicit-State LTL Model-Checking. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:80, n:, pp:- [Journal]
  7. Jiri Barnat, Ivana Cerná
    Distributed breadth-first search LTL model checking. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2006, v:29, n:2, pp:117-134 [Journal]
  8. Jiri Barnat, Lubos Brim, Pavel Simecek
    I/O Efficient Accepting Cycle Detection. [Citation Graph (0, 0)][DBLP]
    CAV, 2007, pp:281-293 [Conf]
  9. Jiri Barnat, Lubos Brim, Martin Leucker
    Parallel Model Checking and the FMICS-jETI Platform. [Citation Graph (0, 0)][DBLP]
    ICECCS, 2007, pp:330-339 [Conf]
  10. Jiri Barnat, Lubos Brim, Petr Rockai
    Scalable Multi-core LTL Model-Checking. [Citation Graph (0, 0)][DBLP]
    SPIN, 2007, pp:187-203 [Conf]
  11. Lubos Brim, Jiri Barnat
    Tutorial: Parallel Model Checking. [Citation Graph (0, 0)][DBLP]
    SPIN, 2007, pp:2-3 [Conf]
  12. Jiri Barnat, Pavel Moravec 0002
    Parallel Algorithms for Finding SCCs in Implicitly Given Graphs. [Citation Graph (0, 0)][DBLP]
    FMICS/PDMC, 2006, pp:316-330 [Conf]

  13. DiVinE Multi-Core - A Parallel LTL Model-Checker. [Citation Graph (, )][DBLP]


  14. A Time-Optimal On-the-Fly Parallel Algorithm for Model Checking of Weak LTL Properties. [Citation Graph (, )][DBLP]


  15. Efficient large-scale model checking. [Citation Graph (, )][DBLP]


  16. Squeeze All the Power Out of Your Hardware to Verify Your Software!. [Citation Graph (, )][DBLP]


  17. Cluster-Based I/O-Efficient LTL Model Checking. [Citation Graph (, )][DBLP]


  18. ProbDiVinE: A Parallel Qualitative LTL Model Checker. [Citation Graph (, )][DBLP]


  19. ProbDiVinE-MC: Multi-core LTL Model Checker for Probabilistic Systems. [Citation Graph (, )][DBLP]


  20. Quantitative Model Checking of Systems with Degradation. [Citation Graph (, )][DBLP]


  21. Revisiting Resistance Speeds Up I/O-Efficient LTL Model Checking. [Citation Graph (, )][DBLP]


  22. Local Quantitative LTL Model Checking. [Citation Graph (, )][DBLP]


  23. Can Flash Memory Help in Model Checking? [Citation Graph (, )][DBLP]


  24. High-performance analysis of biological systems dynamics with the DiVinE model checker. [Citation Graph (, )][DBLP]


  25. BioDiVinE: A Framework for Parallel Analysis of Biological Models [Citation Graph (, )][DBLP]


  26. DiVinE-CUDA - A Tool for GPU Accelerated LTL Model Checking [Citation Graph (, )][DBLP]


  27. Improved Distributed Algorithms for SCC Decomposition. [Citation Graph (, )][DBLP]


  28. Shared Hash Tables in Parallel Model Checking. [Citation Graph (, )][DBLP]


  29. Parallel Model Checking Large-Scale Genetic Regulatory Networks with DiVinE. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002