|
Search the dblp DataBase
Alexander Saldanha:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Adnan Aziz, Felice Balarin, Robert K. Brayton, M. D. DiBenedetto, Alexander Saldanha
Supervisory Control of Finite State Machines. [Citation Graph (0, 0)][DBLP] CAV, 1995, pp:279-292 [Conf]
- Kurt Keutzer, Sharad Malik, Alexander Saldanha
Is Redundancy Necessary to Reduce Delay. [Citation Graph (0, 0)][DBLP] DAC, 1990, pp:228-234 [Conf]
- William K. C. Lam, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Delay Fault Coverage and Performance Tradeoffs. [Citation Graph (0, 0)][DBLP] DAC, 1993, pp:446-452 [Conf]
- Luciano Lavagno, Patrick C. McGeer, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli
Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool. [Citation Graph (0, 0)][DBLP] DAC, 1995, pp:254-260 [Conf]
- Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation. [Citation Graph (0, 0)][DBLP] DAC, 1992, pp:173-176 [Conf]
- Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited. [Citation Graph (0, 0)][DBLP] DAC, 1992, pp:245-248 [Conf]
- Alexander Saldanha, Heather Harkness, Patrick C. McGeer, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Performance Optimization Using Exact Sensitization. [Citation Graph (0, 0)][DBLP] DAC, 1994, pp:425-429 [Conf]
- Alexander Saldanha, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
A Framework for Satisfying Input and Output Encoding Constraints. [Citation Graph (0, 0)][DBLP] DAC, 1991, pp:170-175 [Conf]
- Alexander Saldanha, Albert R. Wang, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Multi-level Logic Simplification Using Don't Cares and Filters. [Citation Graph (0, 0)][DBLP] DAC, 1989, pp:277-282 [Conf]
- Alberto L. Sangiovanni-Vincentelli, Patrick C. McGeer, Alexander Saldanha
Verification of Electronic Systems. [Citation Graph (0, 0)][DBLP] DAC, 1996, pp:106-111 [Conf]
- Wilsin Gosti, Alberto L. Sangiovanni-Vincentelli, Tiziano Villa, Alexander Saldanha
An Exact Input Encoding Algorithm for BDDs Representing FSMs. [Citation Graph (0, 0)][DBLP] Great Lakes Symposium on VLSI, 1998, pp:294-300 [Conf]
- Alok Agrawal, Alexander Saldanha, Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli
Compact and complete test set generation for multiple stuck-faults. [Citation Graph (0, 0)][DBLP] ICCAD, 1996, pp:212-219 [Conf]
- Luca P. Carloni, Patrick C. McGeer, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli
Trace driven logic synthesis&mdashapplication to power minimization. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:581-588 [Conf]
- Luca P. Carloni, Kenneth L. McMillan, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli
A methodology for correct-by-construction latency insensitive design. [Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:309-315 [Conf]
- Yuji Kukimoto, Wilsin Gosti, Alexander Saldanha, Robert K. Brayton
Approximate timing analysis of combinational circuits under the XBD0 model. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:176-181 [Conf]
- Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexander Saldanha, Alexander Taubin
Partial scan delay fault testing of asynchronous circuits. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:728-735 [Conf]
- Patrick C. McGeer, Kenneth L. McMillan, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli, Patrick Scaglia
Fast discrete function evaluation using decision diagrams. [Citation Graph (0, 0)][DBLP] ICCAD, 1995, pp:402-407 [Conf]
- Patrick C. McGeer, Alexander Saldanha, Paul R. Stephan, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Timing Analysis and Delay-Fault Test Generation using Path-Recursive Functions. [Citation Graph (0, 0)][DBLP] ICCAD, 1991, pp:180-183 [Conf]
- Alexander Saldanha
Functional timing optimization. [Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:539-543 [Conf]
- Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli, Kwang-Ting Cheng
Timing Optimization with Testability Considerations. [Citation Graph (0, 0)][DBLP] ICCAD, 1990, pp:460-463 [Conf]
- Eugene Goldberg, Alexander Saldanha
Timing Analysis with Implicitly Specified False Paths. [Citation Graph (0, 0)][DBLP] VLSI Design, 2000, pp:518-522 [Conf]
- Alexander Saldanha, Narendra V. Shenoy, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Functional clock schedule optimization. [Citation Graph (0, 0)][DBLP] VLSI Design, 1995, pp:93-98 [Conf]
- Kurt Keutzer, Sharad Malik, Alexander Saldanha
Is redundancy necessary to reduce delay? [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:4, pp:427-435 [Journal]
- Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexander Saldanha, Alexander Taubin
Partial-scan delay fault testing of asynchronous circuits. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:11, pp:1184-1199 [Journal]
- William K. Lam, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Delay fault coverage, test set size, and performance trade-offs. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:1, pp:32-44 [Journal]
- Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Circuit structure relations to redundancy and delay. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:7, pp:875-883 [Journal]
- Alexander Saldanha, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Satisfaction of input and output encoding constraints. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:5, pp:589-602 [Journal]
- Tiziano Villa, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Symbolic two-level minimization. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:7, pp:692-708 [Journal]
Search in 0.002secs, Finished in 0.305secs
|