The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Marius Bozga: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ahmed Bouajjani, Marius Bozga, Peter Habermehl, Radu Iosif, Pierre Moro, Tomás Vojnar
    Programs with Lists Are Counter Automata. [Citation Graph (0, 0)][DBLP]
    CAV, 2006, pp:517-531 [Conf]
  2. Marius Bozga, Conrado Daws, Oded Maler, Alfredo Olivero, Stavros Tripakis, Sergio Yovine
    Kronos: A Model-Checking Tool for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:546-550 [Conf]
  3. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu, Susanne Graf, Jean-Pierre Krimm, Laurent Mounier
    IF: A Validation Environment for Timed Asynchronous Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 2000, pp:543-547 [Conf]
  4. Marius Bozga, Susanne Graf, Laurent Mounier
    IF-2.0: A Validation Environment for Component-Based Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 2002, pp:343-348 [Conf]
  5. Marius Bozga, Oded Maler
    On the Representation of Probabilities over Structured Domains. [Citation Graph (0, 0)][DBLP]
    CAV, 1999, pp:261-273 [Conf]
  6. Marius Bozga, Oded Maler, Amir Pnueli, Sergio Yovine
    Some Progress in the Symbolic Verification of Timed Automata. [Citation Graph (0, 0)][DBLP]
    CAV, 1997, pp:179-190 [Conf]
  7. Marius Bozga, Oded Maler, Stavros Tripakis
    Efficient Verification of Timed Automata Using Dense and Discrete Time Semantics. [Citation Graph (0, 0)][DBLP]
    CHARME, 1999, pp:125-141 [Conf]
  8. Ramzi Ben Salah, Marius Bozga, Oded Maler
    On Interleaving in Timed Automata. [Citation Graph (0, 0)][DBLP]
    CONCUR, 2006, pp:465-476 [Conf]
  9. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu, Susanne Graf, Jean-Pierre Krimm, Laurent Mounier
    IF: An Intermediate Representation and Validation Environment for Timed Asynchronous Systems. [Citation Graph (0, 0)][DBLP]
    World Congress on Formal Methods, 1999, pp:307-327 [Conf]
  10. Ramzi Ben Salah, Marius Bozga, Oded Maler
    On Timing Analysis of Combinational Circuits. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2003, pp:204-219 [Conf]
  11. Marius Bozga, Radu Iosif
    On Decidability Within the Arithmetic of Addition and Divisibility. [Citation Graph (0, 0)][DBLP]
    FoSSaCS, 2005, pp:425-439 [Conf]
  12. Marius Bozga, Conrado Daws, Oded Maler, Alfredo Olivero, Stavros Tripakis, Sergio Yovine
    KRONOS: A Model-Checking Tool for Real-Time Systems (Tool-Presentation for FTRTFT '98). [Citation Graph (0, 0)][DBLP]
    FTRTFT, 1998, pp:298-302 [Conf]
  13. Peter Niebert, Moez Mahfoudh, Eugene Asarin, Marius Bozga, Oded Maler, Navendu Jain
    Verification of Timed Automata via Satisfiability Checking. [Citation Graph (0, 0)][DBLP]
    FTRTFT, 2002, pp:225-244 [Conf]
  14. Eugene Asarin, Marius Bozga, Alain Kerbrat, Oded Maler, Amir Pnueli, Anne Rasse
    Data-Structures for the Verification of Timed Automata. [Citation Graph (0, 0)][DBLP]
    HART, 1997, pp:346-360 [Conf]
  15. Marius Bozga, Radu Iosif, Yassine Lakhnech
    Flat Parametric Counter Automata. [Citation Graph (0, 0)][DBLP]
    ICALP (2), 2006, pp:577-588 [Conf]
  16. Marius Bozga, Susanne Graf, Laurent Mounier
    Automated Validation of Distributed Software Using the IF Environment. [Citation Graph (0, 0)][DBLP]
    NCA, 2001, pp:268-275 [Conf]
  17. Marius Bozga, Radu Iosif, Yassine Lakhnech
    Storeless semantics and alias logic. [Citation Graph (0, 0)][DBLP]
    PEPM, 2003, pp:55-65 [Conf]
  18. Marius Bozga, Abdelkarim Kerbaa, Oded Maler
    Scheduling Acyclic Branching Programs on Parallel Machines. [Citation Graph (0, 0)][DBLP]
    RTSS, 2004, pp:208-217 [Conf]
  19. Marius Bozga, Susanne Graf, Alain Kerbrat, Laurent Mounier, Iulian Ober, Daniel Vincent
    SDL for Real-Time: What is Missing? [Citation Graph (0, 0)][DBLP]
    SAM, 2000, pp:108-0 [Conf]
  20. Marius Bozga, Radu Iosif, Yassine Lakhnech
    On Logics of Aliasing. [Citation Graph (0, 0)][DBLP]
    SAS, 2004, pp:344-360 [Conf]
  21. Saddek Bensalem, Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu, Yassine Lakhnech
    A Transformational Approach for Generating Non-linear Invariants. [Citation Graph (0, 0)][DBLP]
    SAS, 2000, pp:58-74 [Conf]
  22. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu
    State Space Reduction Based on Live Variables Analysis. [Citation Graph (0, 0)][DBLP]
    SAS, 1999, pp:164-178 [Conf]
  23. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu, Susanne Graf, Jean-Pierre Krimm, Laurent Mounier, Joseph Sifakis
    IF: An intermediate representation for SDL and its applications. [Citation Graph (0, 0)][DBLP]
    SDL Forum, 1999, pp:423-440 [Conf]
  24. Marius Bozga, Susanne Graf, Laurent Mounier, Iulian Ober, Jean-Luc Roux, Daniel Vincent
    Timed Extensions for SDL. [Citation Graph (0, 0)][DBLP]
    SDL Forum, 2001, pp:223-240 [Conf]
  25. Ananda Basu, Marius Bozga, Joseph Sifakis
    Modeling Heterogeneous Real-time Components in BIP. [Citation Graph (0, 0)][DBLP]
    SEFM, 2006, pp:3-12 [Conf]
  26. Marius Bozga, Susanne Graf, Ileana Ober, Iulian Ober, Joseph Sifakis
    The IF Toolset. [Citation Graph (0, 0)][DBLP]
    SFM, 2004, pp:237-267 [Conf]
  27. Marius Bozga, Susanne Graf, Laurent Mounier, Iulian Ober
    IF Validation Environment Tutorial. [Citation Graph (0, 0)][DBLP]
    SPIN, 2004, pp:306-307 [Conf]
  28. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu
    Using Static Analysis to Improve Automatic Test Generation. [Citation Graph (0, 0)][DBLP]
    TACAS, 2000, pp:235-250 [Conf]
  29. Saddek Bensalem, Marius Bozga, Moez Krichen, Stavros Tripakis
    Testing Conformance of Real-Time Applications by Automatic Generation of Observers. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:113, n:, pp:23-43 [Journal]
  30. Marius Bozga, Susanne Graf, Laurent Mounier
    Automated validation of distributed software using the IF environment. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2001, v:55, n:3, pp:- [Journal]
  31. Marius Bozga, Hou Jianmin, Oded Maler, Sergio Yovine
    Verification of Asynchronous Circuits using Timed Automata. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2002, v:65, n:6, pp:- [Journal]
  32. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu, Claude Jard, Thierry Jéron, Alain Kerbrat, Pierre Morel, Laurent Mounier
    Verification and test generation for the SSCOP protocol. [Citation Graph (0, 0)][DBLP]
    Sci. Comput. Program., 2000, v:36, n:1, pp:27-52 [Journal]
  33. Jean-Claude Fernandez, Marius Bozga, Lucian Ghirvu
    State space reduction based on live variables analysis. [Citation Graph (0, 0)][DBLP]
    Sci. Comput. Program., 2003, v:47, n:2-3, pp:203-220 [Journal]
  34. Marius Bozga, Jean-Claude Fernandez, Lucian Ghirvu
    Using static analysis to improve automatic test generation. [Citation Graph (0, 0)][DBLP]
    STTT, 2003, v:4, n:2, pp:142-152 [Journal]
  35. Marius Bozga, Jean-Claude Fernandez, Alain Kerbrat, Laurent Mounier
    Protocol Verification with the ALDÉBARAN Toolset. [Citation Graph (0, 0)][DBLP]
    STTT, 1997, v:1, n:1-2, pp:166-184 [Journal]

  36. Compositional Verification for Component-Based Systems and Application. [Citation Graph (, )][DBLP]


  37. Methods for Knowledge Based Controlling of Distributed Systems. [Citation Graph (, )][DBLP]


  38. Quantitative Separation Logic and Programs with Lists. [Citation Graph (, )][DBLP]


  39. Automatic Verification of Integer Array Programs. [Citation Graph (, )][DBLP]


  40. D-Finder: A Tool for Compositional Deadlock Detection and Verification. [Citation Graph (, )][DBLP]


  41. Fast Acceleration of Ultimately Periodic Relations. [Citation Graph (, )][DBLP]


  42. Modeling synchronous systems in BIP. [Citation Graph (, )][DBLP]


  43. Compositional timing analysis. [Citation Graph (, )][DBLP]


  44. Distributed Semantics and Implementation for Systems with Interaction and Priority. [Citation Graph (, )][DBLP]


  45. Statistical Abstraction and Model-Checking of Large Heterogeneous Systems. [Citation Graph (, )][DBLP]


  46. Translating AADL into BIP - Application to the Verification of Real-Time Systems. [Citation Graph (, )][DBLP]


  47. On timed components and their abstraction. [Citation Graph (, )][DBLP]


  48. Systematic Correct Construction of Self-stabilizing Systems: A Case Study. [Citation Graph (, )][DBLP]


  49. Iterating Octagons. [Citation Graph (, )][DBLP]


  50. On Flat Programs with Lists. [Citation Graph (, )][DBLP]


  51. Brief Announcement: Incremental Component-Based Modeling, Verification, and Performance Evaluation of Distributed Reset. [Citation Graph (, )][DBLP]


  52. Source-to-source architecture transformation for performance optimization in BIP. [Citation Graph (, )][DBLP]


Search in 0.033secs, Finished in 0.035secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002