The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chaiyasit Manovit: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi, Austen McDonald, Christos Kozyrakis, Kunle Olukotun
    Testing implementations of transactional memory. [Citation Graph (0, 0)][DBLP]
    PACT, 2006, pp:134-143 [Conf]
  2. Chaiyasit Manovit, Chatchawit Aporntewan, Prabhas Chongstitvatana
    Synthesis of Synchronous Sequential Logic Circuits from Partial Input/Output Sequences. [Citation Graph (0, 0)][DBLP]
    ICES, 1998, pp:98-105 [Conf]
  3. Sudheendra Hangal, Durgam Vahia, Chaiyasit Manovit, Juin-Yeu Joseph Lu, Sridhar Narayanan
    TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model. [Citation Graph (0, 0)][DBLP]
    ISCA, 2004, pp:114-123 [Conf]
  4. Chaiyasit Manovit, Sudheendra Hangal
    Efficient algorithms for verifying memory consistency. [Citation Graph (0, 0)][DBLP]
    SPAA, 2005, pp:245-252 [Conf]

  5. Completely verifying memory consistency of test program executions. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002