The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ásgeir Th. Eiríksson: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ásgeir Th. Eiríksson, Kenneth L. McMillan
    Using Formal Verification/Analysis Methods on the Critical Path in System Design: A Case Study. [Citation Graph (0, 0)][DBLP]
    CAV, 1995, pp:367-380 [Conf]
  2. Ásgeir Th. Eiríksson
    Integrating Formal Verification Methods with A Conventional Project Design Flow. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:666-671 [Conf]
  3. Ásgeir Th. Eiríksson
    The Formal Design of 1M-gate ASICs. [Citation Graph (0, 0)][DBLP]
    FMCAD, 1998, pp:49-63 [Conf]
  4. Ásgeir Th. Eiríksson
    The Formal Design of 1M-gate ASICs. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2000, v:16, n:1, pp:7-22 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002