Search the dblp DataBase
Amit Goel :
[Publications ]
[Author Rank by year ]
[Co-authors ]
[Prefers ]
[Cites ]
[Cited by ]
Publications of Author
Amit Goel , Randal E. Bryant Symbolic Simulation, Model Checking and Abstraction with Partially Ordered Boolean Functional Vectors. [Citation Graph (0, 0)][DBLP ] CAV, 2004, pp:255-267 [Conf ] Amit Goel , Gagan Hasteer , Randal E. Bryant Symbolic representation with ordered function templates. [Citation Graph (0, 0)][DBLP ] DAC, 2003, pp:431-435 [Conf ] Amit Goel , William R. Lee Formal verification of an IBM CoreConnect processor local bus arbiter core. [Citation Graph (0, 0)][DBLP ] DAC, 2000, pp:196-200 [Conf ] Amit Goel , Randal E. Bryant Set Manipulation with Boolean Functional Vectors for Symbolic Reachability Analysis. [Citation Graph (0, 0)][DBLP ] DATE, 2003, pp:10816-10821 [Conf ] Randal E. Bryant , Pankaj Chauhan , Edmund M. Clarke , Amit Goel A Theory of Consistency for Modular Synchronous Systems. [Citation Graph (0, 0)][DBLP ] FMCAD, 2000, pp:486-504 [Conf ] Jin Yang , Amit Goel GSTE through a case study. [Citation Graph (0, 0)][DBLP ] ICCAD, 2002, pp:534-541 [Conf ] Shuvendu K. Lahiri , Randal E. Bryant , Amit Goel , Muralidhar Talupur Revisiting Positive Equality. [Citation Graph (0, 0)][DBLP ] TACAS, 2004, pp:1-15 [Conf ] Amit Goel , Chuck Baker , Clifford A. Shaffer , Bernard Grossman , Raphael T. Haftka , William H. Mason , Layne T. Watson VizCraft: A Multidimensional Visualization Tool for Aircraft Configuration Design. [Citation Graph (0, 0)][DBLP ] IEEE Visualization, 1999, pp:425-428 [Conf ] Amit Goel , Constantinos Phanouriou , Frederick A. Kamke , Calvin J. Ribbens , Clifford A. Shaffer , Layne T. Watson WBCSim: A Prototype Problem Solving Environment for Wood-Based Composites Simulations. [Citation Graph (0, 0)][DBLP ] Eng. Comput. (Lond.), 1999, v:15, n:2, pp:198-210 [Journal ] Sava Krstic , Amit Goel Architecting Solvers for SAT Modulo Theories: Nelson-Oppen with DPLL. [Citation Graph (0, 0)][DBLP ] FroCos, 2007, pp:1-27 [Conf ] Amit Goel , Sarvesh Bhardwaj , Praveen Ghanta , Sarma B. K. Vrudhula Computation of Joint Timing Yield of Sequential Networks Considering Process Variations. [Citation Graph (0, 0)][DBLP ] PATMOS, 2007, pp:125-137 [Conf ] Sava Krstic , Amit Goel , Jim Grundy , Cesare Tinelli Combined Satisfiability Modulo Parametric Theories. [Citation Graph (0, 0)][DBLP ] TACAS, 2007, pp:602-617 [Conf ] Ground Interpolation for Combined Theories. [Citation Graph (, )][DBLP ] Statistical waveform and current source based standard cell models for accurate timing analysis. [Citation Graph (, )][DBLP ] Current source based standard cell model for accurate signal integrity and timing analysis. [Citation Graph (, )][DBLP ] A Methodology for Characterization of Large Macro Cells and IP Blocks Considering Process Variations. [Citation Graph (, )][DBLP ] Ground Interpolation for the Theory of Equality. [Citation Graph (, )][DBLP ] Search in 0.001secs, Finished in 0.002secs