Search the dblp DataBase

Publications of Author

1. Ravi Hosabettu, Ganesh Gopalakrishnan, Mandayam K. Srivas
   Verifying Advanced Microarchitectures that Support Speculation and Exceptions. [Citation Graph (0, 0)][DBLP]
   CAV, 2000, pp:521-537 [Conf]
   
2. Ravi Hosabettu, Mandayam K. Srivas, Ganesh Gopalakrishnan
   Decomposing the Proof of Correctness of pipelined Microprocessors. [Citation Graph (0, 0)][DBLP]
   CAV, 1998, pp:122-134 [Conf]
   
3. Ganesh Gopalakrishnan, Rajnish Ghughal, Ravi Hosabettu, Abdelillah Mokkedem, Ratan Nalumasu
   Formal modeling and validation applied to a commercial coherent bus: a case study. [Citation Graph (0, 0)][DBLP]
   CHARME, 1997, pp:48-62 [Conf]
   
4. Ravi Hosabettu, Ganesh Gopalakrishnan, Mandayam K. Srivas
   A Proof of Correctness of a Processor Implementing Tomasulo's Algorithm without a Reorder Buffer. [Citation Graph (0, 0)][DBLP]
   CHARME, 1999, pp:8-22 [Conf]
   
5. Abdelillah Mokkedem, Ravi Hosabettu, Ganesh Gopalakrishnan
   Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem. [Citation Graph (0, 0)][DBLP]
   FMCAD, 1998, pp:237-254 [Conf]
   
6. Ravi Hosabettu, Ganesh Gopalakrishnan, Mandayam K. Srivas
   A Practical Methodology for Verifying Pipelined Microarchitectures. [Citation Graph (0, 0)][DBLP]
   IEEE Design & Test of Computers, 2003, v:20, n:4, pp:4-14 [Journal]
   
7. Ravi Hosabettu, Ganesh Gopalakrishnan, Mandayam K. Srivas
   Formal Verification of a Complex Pipelined Processor. [Citation Graph (0, 0)][DBLP]
   Formal Methods in System Design, 2003, v:23, n:2, pp:171-213 [Journal]
   
8. Abdel Mokkedem, Ravi Hosabettu, Michael D. Jones, Ganesh Gopalakrishnan
   Formalization and Analysis of a Solution to the PCI 2.1 Bus Transaction Ordering Problem. [Citation Graph (0, 0)][DBLP]
   Formal Methods in System Design, 2000, v:16, n:1, pp:93-119 [Journal]