The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Himanshu Jain: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Himanshu Jain, Franjo Ivancic, Aarti Gupta, Ilya Shlyakhter, Chao Wang
    Using Statically Computed Invariants Inside the Predicate Abstraction and Refinement Loop. [Citation Graph (0, 0)][DBLP]
    CAV, 2006, pp:137-151 [Conf]
  2. Himanshu Jain, Daniel Kroening, Natasha Sharygina, Edmund M. Clarke
    Word level predicate abstraction and refinement for verifying RTL verilog. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:445-450 [Conf]
  3. Himanshu Jain, Daniel Kroening, Edmund M. Clarke
    Verification of SpecC using predicate abstraction. [Citation Graph (0, 0)][DBLP]
    MEMOCODE, 2004, pp:7-16 [Conf]
  4. Himanshu Jain, Constantinos Bartzis, Edmund M. Clarke
    Satisfiability Checking of Non-clausal Formulas Using General Matings. [Citation Graph (0, 0)][DBLP]
    SAT, 2006, pp:75-89 [Conf]
  5. Himanshu Jain, Franjo Ivancic, Aarti Gupta, Malay K. Ganai
    Localization and Register Sharing for Predicate Abstraction. [Citation Graph (0, 0)][DBLP]
    TACAS, 2005, pp:397-412 [Conf]
  6. Edmund M. Clarke, Himanshu Jain, Nishant Sinha
    Grand Challenge: Model Check Software. [Citation Graph (0, 0)][DBLP]
    VISSAS, 2005, pp:55-68 [Conf]
  7. Himanshu Jain, Daniel Kroening, Natasha Sharygina, Edmund M. Clarke
    VCEGAR: Verilog CounterExample Guided Abstraction Refinement. [Citation Graph (0, 0)][DBLP]
    TACAS, 2007, pp:583-586 [Conf]
  8. Edmund M. Clarke, Himanshu Jain, Daniel Kroening
    Verification of SpecC using predicate abstraction. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2007, v:30, n:1, pp:5-28 [Journal]

  9. Efficient Craig Interpolation for Linear Diophantine (Dis)Equations and Linear Modular Equations. [Citation Graph (, )][DBLP]


  10. Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts. [Citation Graph (, )][DBLP]


  11. Solver technology for system-level to RTL equivalence checking. [Citation Graph (, )][DBLP]


  12. Model Checking: Back and Forth between Hardware and Software. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002